Multiplier Energy Reduction by Dynamic Voltage Variation
暂无分享,去创建一个
[1] Muhammad E. S. Elrabaa,et al. Advanced Low-Power Digital Circuit Techniques , 1997 .
[2] Oscal T.-C. Chen,et al. Minimization of switching activities of partial products for designing low-power multipliers , 2003, IEEE Trans. Very Large Scale Integr. Syst..
[3] S. Kosonocky,et al. Enhanced multi-threshold (MTCMOS) circuits using variable well bias , 2001, ISLPED'01: Proceedings of the 2001 International Symposium on Low Power Electronics and Design (IEEE Cat. No.01TH8581).
[4] Andrew D. Booth,et al. A SIGNED BINARY MULTIPLICATION TECHNIQUE , 1951 .
[5] S. Nooshabadi,et al. Low Power Arithmetic Circuits in Feedthrough Dynamic CMOS Logic , 2006, 2006 49th IEEE International Midwest Symposium on Circuits and Systems.
[6] Kunihiro Asada,et al. Design methodology for low power data compressors based on a window detector in a 54/spl times/54 bit multiplier , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.
[7] E. Swartzlander,et al. Low power parallel multipliers , 1996, VLSI Signal Processing, IX.
[8] Wai Lee,et al. Delay balanced multipliers for low power/low voltage DSP core , 1995, 1995 IEEE Symposium on Low Power Electronics. Digest of Technical Papers.
[9] Suhwan Kim,et al. Design, verification, and test of a true single-phase 8-bit adiabatic multiplier , 2001, Proceedings 2001 Conference on Advanced Research in VLSI. ARVLSI 2001.
[10] Kiyoung Choi,et al. Dynamic operand interchange for low power , 1997 .
[11] Robert W. Brodersen,et al. High-efficiency low-voltage dc-dc conversion for portable applications , 1994 .
[12] Keikichi Tamaru,et al. A comparative study of switching activity reduction techniques for design of low-power multipliers , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.
[13] Michael Schulte,et al. Design and implementation of a 16 by 16 low-power two's complement multiplier , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).
[15] Anantha P. Chandrakasan,et al. Design of portable systems , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.
[16] Mark C. Johnson,et al. Design and optimization of dual-threshold circuits for low-voltage low-power applications , 1999, IEEE Trans. Very Large Scale Integr. Syst..
[17] David G. Chinnery,et al. Low power multiplication algorithm for switching activity reduction through operand decomposition , 2003, Proceedings 21st International Conference on Computer Design.
[18] Alexander Albicki,et al. Low power and high speed multiplication design through mixed number representations , 1995, Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors.
[19] Michael Immediato,et al. Enchanced multi-threshold (MTCMOS) circuits using variable well bias , 2001, ISLPED '01.
[20] Gerald E. Sobelman,et al. Low-power multiplier design using delayed evaluation , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.
[21] Michael J. Schulte,et al. Reduced power dissipation through truncated multiplication , 1999, Proceedings IEEE Alessandro Volta Memorial Workshop on Low-Power Design.
[22] Anantha Chandrakasan,et al. Quantifying and enhancing power awareness of VLSI systems , 2001, IEEE Trans. Very Large Scale Integr. Syst..
[23] Anantha P. Chandrakasan,et al. Low Power Digital CMOS Design , 1995 .
[24] Jordi Cortadella,et al. High-level synthesis techniques for reducing the activity of functional units , 1995, ISLPED '95.
[25] Suhwan Kim,et al. Low power parallel multiplier design for DSP applications through coefficient optimization , 1999, Twelfth Annual IEEE International ASIC/SOC Conference (Cat. No.99TH8454).