Use of Symmetric Multiprocessor Architecture to achieve high performance computing

In this paper, the objective is to investigate different performance enhancement attributes in multiprocessors architectures. We investigate the problem of cache hit and cache miss by efficient cache partitioning technique. We improved power efficiency by handling cache misses during data transfer from main memory to cache. The focus is on cache utilization techniques, cache partitioning techniques, power utilization by different components, parallel processing issues and limitation in multiple processors. We evaluate the parameters which use the cache and processors to achieve highest level performance. In this way the workload between different processes can be handled easily.

[2]  Gerhard Wellein,et al.  Multi-core architectures: Complexities of performance prediction and the impact of cache topology , 2009, ArXiv.

[3]  Trent Rolf,et al.  Cache Organization and Memory Management of the Intel Nehalem Computer Architecture , 2009 .

[4]  Stijn Eyerman,et al.  Modeling critical sections in Amdahl's law and its implications for multicore design , 2010, ISCA '10.

[5]  Rajesh George Rajan.  A Survey on Load Balancing in Cloud Computing Environments , 2013 .

[6]  Yale N. Patt,et al.  Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches , 2006, 2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06).

[7]  David L. Black,et al.  The duality of memory and communication in the implementation of a multiprocessor operating system , 1987, SOSP '87.

[8]  Bill Moyer,et al.  A low power unified cache architecture providing power and performance flexibility , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).

[9]  Michael Stumm,et al.  Performance Issues for Multiprocessor Operating Systems , 2007 .

[10]  Marc Shapiro,et al.  Generic virtual memory management for operating system kernels , 1989, SOSP '89.

[11]  Gabriel H. Loh,et al.  Double-DIP: Augmenting DIP with Adaptive Promotion Policies to Manage Shared L2 Caches , 2008 .

[12]  Mark Horowitz,et al.  Cache performance of operating system and multiprogramming workloads , 1988, TOCS.

[13]  Karsten Schwan,et al.  A Survey of Multiprocessor Operating System Kernels (DRAFT) , 2007 .

[14]  J. Appavoo.  Optimizing Multi-Processor Operating Systems Software Research Review , 2022 .

[15]  Brian N. Bershad,et al.  Avoiding conflict misses dynamically in large direct-mapped caches , 1994, ASPLOS VI.

[16]  Bhuvana Kakunoori,et al.  Hardware support for dynamic scheduling in multiprocessor Operating System , 2010, 2010 8th Workshop on Intelligent Solutions in Embedded Systems.

[17]  Jason Helge Anderson,et al.  Impact of Cache Architecture and Interface on Performance and Area of FPGA-Based Processor/Parallel-Accelerator Systems , 2012, 2012 IEEE 20th International Symposium on Field-Programmable Custom Computing Machines.

[18]  Thomas F. Wenisch,et al.  Mechanisms for store-wait-free multiprocessors , 2007, ISCA '07.

[19]  Prashant Pandey,et al.  Cloud computing , 2010, ICWET.

[20]  Maged M. Michael,et al.  Coherence Controller Architectures For Smp-based Cc-numa Multiprocessors , 1997, Conference Proceedings. The 24th Annual International Symposium on Computer Architecture.

[21]  Brian Hayes,et al.  What Is Cloud Computing? , 2019, Cloud Technologies.

[22]  Mark A. Hillebrand,et al.  On the Correctness of Operating System Kernels , 2005, TPHOLs.

[23]  Vincent John Mooney,et al.  A comparison of five different multiprocessor SoC bus architectures , 2001, Proceedings Euromicro Symposium on Digital Systems Design.

[24]  William A. Wulf,et al.  HYDRA , 1974, Commun. ACM.

[25]  Richard Beckwith,et al.  Report from the field: results from an agricultural wireless sensor network , 2004, 29th Annual IEEE International Conference on Local Computer Networks.

[26]  Azam Farooque,et al.  Using Symmetric Multiprocessor Architectures for High Performance Computing Environments , 2011 .

[27]  Wang Yi,et al.  Understanding the Dynamic Caches on Intel Processors: Methods and Applications , 2014, 2014 12th IEEE International Conference on Embedded and Ubiquitous Computing.

[28]  Joseph J. Sharkey,et al.  An L2-miss-driven early register deallocation for SMT processors , 2007, ICS '07.

[29]  David A. Wood,et al.  A Primer on Memory Consistency and Cache Coherence , 2012, Synthesis Lectures on Computer Architecture.