A 0.6-to-1V inverter-based 5-bit flash ADC in 90nm digital CMOS

A 0.6-to-1 V inverter-based 5-bit flash ADC in 90 nm digital CMOS is presented. Single-ended comparators are formed using digital inverters and resistors. The comparators are designed for compatibility with nanoscale CMOS lithography. A single-ended flash architecture was used without a front-end sample-and-hold. The ADC achieves a low frequency effective number of bits (ENOB) between 4.08 bits and 4.45 bits without calibration. Voltage scaling is demonstrated by 60 MS/s, 300 MS/s, and 600 MS/s operation at 0.6 V, 0.8 V, and 1 V, respectively. Power scales from 1.3 mW to 6.7 mW.

[1]  Tejas Jhaveri,et al.  Maximization of layout printability/manufacturability by extreme layout regularity , 2006, SPIE Advanced Lithography.

[2]  Denis C. Daly,et al.  A 6b 0.2-to-0.9V Highly Digital Flash ADC with Comparator Redundancy , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[3]  Robert H. M. van Veldhoven,et al.  An Inverter-Based Hybrid ΔΣ Modulator , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[4]  Lars W. Liebmann,et al.  High-performance circuit design for the RET-enabled 65-nm technology node , 2004, SPIE Advanced Lithography.

[5]  Y. Makino,et al.  An all-digital analog-to-digital converter with 12-μV/LSB using moving-average filtering , 2003, IEEE J. Solid State Circuits.

[6]  Gunhee Han,et al.  A 0.7V 36μW 85dB-DR Audio ΔΣ Modulator Using Class-C Inverter , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[7]  A.G.F. Dingwall,et al.  Monolithic expandable 6 bit 20 MHz CMOS/SOS A/D converter , 1979, IEEE Journal of Solid-State Circuits.