Fundamentals of Integrated Transformers: From Principles to Applications

Magnetic transformers are conventionally used for distributing and converting electrical energy and managing high electrical powers. They are typically large and bulky, such that one may wonder whether they can go along with integrated circuits at all. However, their use in integrated circuits is absolutely ubiquitous [1]-[13]. They are used to implement fully integrated power amplifiers, frequency synthesizers, complete wireless transceivers, and power management circuits. They are indeed very useful, as they offer galvanic isolation to realize ac coupling while also allowing one to implement single-ended to differential conversion and signal or power combining.

[1]  Baoxing Chen,et al.  A 52% Peak-Efficiency >1W Isolated Power Transfer System Using Fully Integrated Magnetic-Core Transformer , 2019, ISSCC.

[2]  Andrea Bevilacqua,et al.  On the Phase Noise Performance of Transformer-Based CMOS Differential-Pair Harmonic Oscillators , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  J.R. Long,et al.  Monolithic transformers for silicon RF IC design , 2000, IEEE Journal of Solid-State Circuits.

[4]  Jiashu Chen,et al.  Design of CMOS Power Amplifiers , 2012, IEEE Transactions on Microwave Theory and Techniques.

[5]  Robert B. Staszewski,et al.  Third-harmonic injection technique applied to a 5.87-to-7.56GHz 65nm CMOS Class-F oscillator with 192dBc/Hz FOM , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[6]  Andrea Bevilacqua,et al.  Design of Low-Noise $K$-Band SiGe Bipolar VCOs: Theory and Implementation , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Gil Zussman,et al.  29.3 Non-Magnetic 0.18µm SOI Circulator with Multi-Watt Power Handling Based on Switched-Capacitor Clock Boosting , 2020, 2020 IEEE International Solid- State Circuits Conference - (ISSCC).

[8]  Pui-In Mak,et al.  5 An Inverse-Class-F CMOS VCO with Intrinsic-High-Q 1 stand 2 nd-Harmonic Resonances for 1 / f 2-to-1 / f 3 Phase-Noise Suppression Achieving 196 . 2 dBc / Hz FOM , 2018 .

[9]  Andrea Bevilacqua,et al.  A 15.5–39GHz BiCMOS VGA with phase shift compensation for 5G mobile communication transceivers , 2016, ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference.

[10]  Kenichi Okada,et al.  16.1 A 265μW Fractional-N Digital PLL with Seamless Automatic Switching Subsampling/Sampling Feedback Path and Duty-Cycled Frequency-Locked Loop in 65nm CMOS , 2019, 2019 IEEE International Solid- State Circuits Conference - (ISSCC).

[11]  Stephen P. Boyd,et al.  Simple accurate expressions for planar spiral inductances , 1999, IEEE J. Solid State Circuits.

[12]  Andrea Bevilacqua,et al.  An $X$ -Band Lumped-Element Wilkinson Combiner With Embedded Impedance Transformation , 2014, IEEE Microwave and Wireless Components Letters.

[13]  Teerachot Siriburanon,et al.  A Low-Flicker-Noise 30-GHz Class-F23 Oscillator in 28-nm CMOS Using Implicit Resonance and Explicit Common-Mode Return Path , 2018, IEEE Journal of Solid-State Circuits.

[14]  R. Meyer,et al.  Si IC-compatible inductors and LC passive filters , 1990 .

[15]  Robert B. Staszewski,et al.  A 60 GHz Frequency Generator Based on a 20 GHz Oscillator and an Implicit Multiplier , 2016, IEEE Journal of Solid-State Circuits.

[16]  Marco Vigilante,et al.  On the Design of Wideband Transformer-Based Fourth Order Matching Networks for ${E}$ -Band Receivers in 28-nm CMOS , 2017, IEEE Journal of Solid-State Circuits.

[17]  Hao Wu,et al.  25.3 A VCO with implicit common-mode resonance , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[18]  Andrea Bevilacqua,et al.  A 40–67GHz power amplifier with 13dBm PSAT and 16% PAE in 28 nm CMOS LP , 2014, ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC).

[19]  Rui P. Martins,et al.  17.9 A 9mW 54.9-to-63.5GHz Current-Reuse LO Generator with a 186.7dBc/Hz FoM by Unifying a 20GHz 3rd-Harmonic-Rich Current-Output VCO, a Harmonic-Current Filter and a 60GHz TIA , 2020, 2020 IEEE International Solid- State Circuits Conference - (ISSCC).

[20]  Hua Wang,et al.  A Transformer-Based Poly-Phase Network for Ultra-Broadband Quadrature Signal Generation , 2015, IEEE Transactions on Microwave Theory and Techniques.

[21]  Patrick Reynaert,et al.  24.7 A 15dBm 12.8%-PAE Compact D-Band Power Amplifier with Two-Way Power Combining in 16nm FinFET CMOS , 2020, 2020 IEEE International Solid- State Circuits Conference - (ISSCC).

[22]  A. Bevilacqua,et al.  A 3.4-7 GHz Transformer-Based Dual-mode Wideband VCO , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[23]  Ehsan Afshari,et al.  A Low-Phase-Noise Wide-Tuning-Range Oscillator Based on Resonant Mode Switching , 2012, IEEE Journal of Solid-State Circuits.

[24]  M. Tiebout,et al.  Analysis and Design of an Integrated Notch Filter for the Rejection of Interference in UWB Systems , 2009, IEEE Journal of Solid-State Circuits.

[25]  Ali M. Niknejad,et al.  Electromagnetics for High-Speed Analog and Digital Communication Circuits: Electromagnetic propagation and radiation , 2007 .

[26]  Pui-In Mak,et al.  An inverse-class-F CMOS VCO with intrinsic-high-Q 1st- and 2nd-harmonic resonances for 1/f2-to-1/f3 phase-noise suppression achieving 196.2dBc/Hz FOM , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[27]  Nagendra Krishnapura,et al.  26.3 A 25-to-38GHz, 195dB FoMT LC QVCO in 65nm LP CMOS Using a 4-Port Dual-Mode Resonator for 5G Radios , 2019, 2019 IEEE International Solid- State Circuits Conference - (ISSCC).

[28]  Fei Wang,et al.  24.6 An Instantaneously Broadband Ultra-Compact Highly Linear PA with Compensated Distributed-Balun Output Network Achieving >17.8dBm P1dB and >36.6% PAEP1dB over 24 to 40GHz and Continuously Supporting 64-/256-QAM 5G NR Signals over 24 to 42GHz , 2020, 2020 IEEE International Solid- State Circuits Conference - (ISSCC).

[29]  Sensen Li,et al.  24.2 A Reconfigurable Series/Parallel Quadrature-Coupler-Based Doherty PA in CMOS SOI with VSWR Resilient Linearity and Back-Off PAE for 5G MIMO Arrays , 2020, 2020 IEEE International Solid- State Circuits Conference - (ISSCC).

[30]  Andrea Bevilacqua,et al.  Second-Order Equivalent Circuits for the Design of Doubly-Tuned Transformer Matching Networks , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[31]  Andrea Bevilacqua,et al.  Transformer-Based Dual-Mode Voltage-Controlled Oscillators , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[32]  R. C. Frye,et al.  A 2-GHz quadrature hybrid implemented in CMOS technology , 2003 .

[33]  Gabriel M. Rebeiz,et al.  A 9.4–11.7 GHz VCO in 0.12 µm SiGe BiCMOS with −123 dBc/Hz Phase Noise at 1 MHz Offset for 5G Systems , 2018, 2018 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).

[34]  Xun Luo,et al.  17.4 A 18.6-to-40.1GHz 201.7dBc/Hz FoMT Multi-Core Oscillator Using E-M Mixed-Coupling Resonance Boosting , 2020, 2020 IEEE International Solid- State Circuits Conference - (ISSCC).

[35]  Robert B. Staszewski,et al.  25.4 A 1/f noise upconversion reduction technique applied to Class-D and Class-F oscillators , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[36]  Abhishek Agrawal,et al.  9.7 A Scalable 71-to-76GHz 64-Element Phased-Array Transceiver Module with 2×2 Direct-Conversion IC in 22nm FinFET CMOS Technology , 2019, 2019 IEEE International Solid- State Circuits Conference - (ISSCC).