A new delay line loops shrinking time-to-digital converter in low-cost FPGA