Emerging Technologies: Challenges and Opportunities for Logic Synthesis

In computer engineering, logic synthesis is a process by which an abstract specification of desired circuit behavior is turned into a design implementation in terms of logic gates. Historically, logic synthesis was tightly related to the physical implementation of the logic gates. Nowadays, pushed by the forecasted end of Moore’s law, several emerging technologies (e.g., nanodevices, optical computing, quantum computing) are candidates to either replace or co-exist with the de facto standard CMOS technology. The main consequence of the rising of those emerging technologies is that the logic synthesis has to face new issues and, at the same time, exploits new opportunities. The goal of this paper is thus to present three emerging technologies (Vertical Nanowire Field Effect Transistors, Ferroelectric Transistors, and Memristors), how to use them to implement logic gates, and the main challenges and issues for the logic synthesis.

[1]  C. Maneux,et al.  3D logic cells design and results based on Vertical NWFET technology including tied compact model , 2020, ArXiv.

[2]  G. Larrieu,et al.  Vertical nanowire array-based field effect transistors for ultimate scaling. , 2013, Nanoscale.

[3]  Said Hamdioui,et al.  Fast boolean logic mapped on memristor crossbar , 2015, 2015 33rd IEEE International Conference on Computer Design (ICCD).

[4]  Mathias Soeken,et al.  Logic Synthesis for Established and Emerging Computing , 2019, Proceedings of the IEEE.

[5]  Maciej J. Ciesielski,et al.  BDS: a BDD-based logic optimization system , 2000, DAC.

[6]  Alberto Bosio,et al.  XbarGen: A memristor based boolean logic synthesis tool , 2016, 2016 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC).

[7]  Youssouf Guerfi,et al.  Vertical Silicon Nanowire Field Effect Transistors with Nanoscale Gate-All-Around , 2016, Nanoscale Research Letters.

[8]  R. Stephenson.  A and V , 1962, The British journal of ophthalmology.

[9]  Sabrina Hirsch,et al.  Logic Minimization Algorithms For Vlsi Synthesis , 2016 .

[10]  Richard Ruzicka,et al.  Synthesis Methodology of Polymorphic Circuits Using Polymorphic NAND/NOR Gates , 2015, 2015 17th UKSim-AMSS International Conference on Modelling and Simulation (UKSim).

[11]  S. Yang,et al.  Logic Synthesis and Optimization Benchmarks User Guide Version 3.0 , 1991 .

[12]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[13]  Stefan Slesazeck,et al.  Demonstration of versatile nonvolatile logic gates in 28nm HKMG FeFET technology , 2018, 2018 IEEE International Symposium on Circuits and Systems (ISCAS).

[14]  Giovanni De Micheli,et al.  Three-Input Gates for Logic Synthesis , 2021, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Jamil Kawa,et al.  Power-performance-area engineering of 5nm nanowire library cells , 2015, 2015 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD).

[16]  G. Snider,et al.  Computing with hysteretic resistor crossbars , 2005 .

[17]  Alberto Bosio,et al.  Estimating dynamic power consumption for memristor-based CiM architecture , 2018, Microelectron. Reliab..

[18]  Adrian M. Ionescu,et al.  Prospects for energy-efficient edge computing with integrated HfO2-based ferroelectric devices , 2018, 2018 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC).

[19]  Fabio Somenzi,et al.  Logic synthesis and verification algorithms , 1996 .

[20]  L. Chua.  Memristor-The missing circuit element , 1971 .

[21]  Tsutomu Sasao,et al.  Logic Synthesis and Verification , 2013 .

[22]  Giovanni Squillero,et al.  RT-Level ITC'99 Benchmarks and First ATPG Results , 2000, IEEE Des. Test Comput..

[23]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[24]  G. Fitzgerald,et al.  'I. , 2019, Australian journal of primary health.

[25]  Suman Datta,et al.  A Circuit Compatible Accurate Compact Model for Ferroelectric-FETs , 2018, 2018 IEEE Symposium on VLSI Technology.