Design and Implementation of a Network Centric Appliance Platform
暂无分享,去创建一个
Davide Pasetto | Hubertus Franke | Kai Schleupen | Mark Purcell | Catherine H. Crawford | David Maze | Hartmut Penner | Heather D. Achilles
[1] PetriniFabrizio,et al. Ultra low latency market data feed on IBM PowerENTM , 2011 .
[2] Wayne Luk,et al. FPGA Accelerated Low-Latency Market Data Feed Processing , 2009, 2009 17th IEEE Symposium on High Performance Interconnects.
[3] Yoonho Park,et al. Implementing a high-volume, low-latency market data processing system on commodity hardware using IBM middleware , 2009, WHPCF '09.
[4] Hao Yu,et al. Exploiting heterogeneous multicore-processor systems for high-performance network processing , 2010, IBM J. Res. Dev..
[5] Chen-Yong Cher,et al. A wire-speed powerTM processor: 2.3GHz 45nm SOI with 16 cores and 64 threads , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[6] H. Franke,et al. Introduction to the wire-speed processor and architecture , 2010, IBM J. Res. Dev..
[7] Hans-Arno Jacobsen,et al. Efficient event processing through reconfigurable hardware for algorithmic trading , 2010, Proc. VLDB Endow..
[8] Fabrizio Petrini,et al. Ultra low latency market data feed on IBM PowerENTM , 2011, Computer Science - Research and Development.