An Intrinsic and Database-Free Authentication by Exploiting Process Variation in Back-End Capacitors

Detection of counterfeit chips has emerged as a crucial concern. Physically unclonable function (PUF)-based techniques are widely used for authentication; however, these require dedicated hardware and large signature database. In this paper, we show intrinsic and database-free authentication using back-end capacitors. The discussed technique simplifies authentication setup and reduces the test cost. We show that an analog-to-digital converter (ADC) can be modified for back-end capacitor-based authentication in addition to its regular functionality; hence, a dedicated authentication module is not necessary. Moreover, since back-end capacitors are quite insensitive to temperature and aging-induced variations than transistors, the discussed technique results in a more reliable authentication than transistor PUF-based authentication. Discussed authentication scheme manifests significant resilience against power supply instability. The modifications to conventional ADC incur 3.2% power overhead and 75% active-area overhead; however, arguably, the advantages of the discussed intrinsic and database-free authentication outweigh the overheads.

[1]  Kathleen Philips,et al.  A 46 $\mu \text{W}$ 13 b 6.4 MS/s SAR ADC With Background Mismatch and Offset Calibration , 2017, IEEE Journal of Solid-State Circuits.

[2]  Yu Zheng,et al.  SACCI: Scan-Based Characterization Through Clock Phase Sweep for Counterfeit Chip Detection , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  M. Tada,et al.  Effects of material interfaces in Cu/low-/spl kappa/ damascene interconnects on their performance and reliability , 2004, IEEE Transactions on Electron Devices.

[4]  Franco Maloberti,et al.  Analog Design for CMOS VLSI Systems , 2001 .

[5]  Chip-Hong Chang,et al.  A Low-Power Hybrid RO PUF With Improved Thermal Stability for Lightweight Applications , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Máire O'Neill,et al.  A machine learning attack resistant multi-PUF design on FPGA , 2018, 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC).

[7]  Khaled N. Salama,et al.  Matching Properties of Femtofarad and Sub-Femtofarad MOM Capacitors , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Swarup Bhunia,et al.  Intrinsic and Database-free Watermarking in ICs by Exploiting Process and Design Dependent Variability in Metal-Oxide-Metal Capacitances , 2018, ISLPED.

[9]  Mark Mohammad Tehranipoor,et al.  Counterfeit Integrated Circuits: A Rising Threat in the Global Semiconductor Supply Chain , 2014, Proceedings of the IEEE.

[10]  Meeta Sharma Gupta,et al.  Understanding Voltage Variations in Chip Multiprocessors using a Distributed Power-Delivery Network , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[11]  Maurits Ortmanns,et al.  Exploiting Weak PUFs From Data Converter Nonlinearity - E.g., A Multibit CT ΔΣ Modulator. , 2016 .

[12]  Soon-Jyh Chang,et al.  A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.

[13]  Xingyuan Tong,et al.  Noise Modeling and Analysis of SAR ADCs , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  F. Volpi,et al.  Capacitance variation under electrical stress of SiOCH low-k dielectrics for the advanced 45nm technology node and beyond , 2009, 2009 IEEE International Integrated Reliability Workshop Final Report.