PVTMC: An All-Digital Sub-Picosecond Timing Measurement Circuit Based on Process Variations
暂无分享,去创建一个
[1] Ahmed Elkholy,et al. A 3.7 mW Low-Noise Wide-Bandwidth 4.5 GHz Digital Fractional-N PLL Using Time Amplifier-Based TDC , 2015, IEEE Journal of Solid-State Circuits.
[2] A. Fujimaki,et al. Timing Jitter Measurement in Single-Flux-Quantum Circuits Based on Time-to-Digital Converters With High Time-Resolution , 2007, IEEE Transactions on Applied Superconductivity.
[3] P. Dudek,et al. A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line , 2000, IEEE Journal of Solid-State Circuits.
[4] Larry C. Andrews,et al. Special Functions Of Mathematics For Engineers , 2022 .
[5] David Blaauw,et al. Statistical Timing Analysis for Intra-Die Process Variations with Spatial Correlations , 2003, ICCAD 2003.
[6] SeongHwan Cho,et al. A 9 bit, 1.12 ps Resolution 2.5 b/Stage Pipelined Time-to-Digital Converter in 65 nm CMOS Using Time-Register , 2014, IEEE Journal of Solid-State Circuits.
[7] Shuo Li,et al. Digital-to-time converter for fluorescence lifetime imaging , 2013, 2013 IEEE International Instrumentation and Measurement Technology Conference (I2MTC).
[8] Wayne P. Burleson,et al. CCATDC: A Configurable Compact Algorithmic Time-to-Digital Converter , 2017, 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).
[9] T. K. Ohska,et al. 1.2 GHz GaAs shift register IC for dead-time-less TDC application , 1989 .
[10] Reinhard Koch,et al. Time-of-Flight sensor calibration for accurate range sensing , 2010, Comput. Vis. Image Underst..
[11] Mohab Anis,et al. Leakage current variability in nanometer technologies , 2005, Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05).
[12] E. Gratton,et al. The phasor approach to fluorescence lifetime imaging analysis. , 2008, Biophysical journal.
[13] Wei-Zen Chen,et al. A 7.1 mW, 10 GHz All Digital Frequency Synthesizer With Dynamically Reconfigured Digital Loop Filter in 90 nm CMOS Technology , 2010, IEEE Journal of Solid-State Circuits.
[14] K.J. Kuhn,et al. Reducing Variation in Advanced Logic Technologies: Approaches to Process and Design for Manufacturability of Nanoscale CMOS , 2007, 2007 IEEE International Electron Devices Meeting.