Synthesis of configurable linear feedback shifter registers for detecting random-pattern-resistant faults

We describe an optimized BIST scheme which has a configurable 2-D LFSR structure. A synthesis procedure for this test generator is presented. Experimental results show that the hardware overhead is considerably reduced compared with 2-D LFSR generators. The experiment result shows that compared with the non-configurable 2-D LFSR, the average number of flip-flops is reduced by 79% for five benchmark circuits. The average number of faults detected by the configurable 2-D LFSR is 9.27% higher than that of the conventional LFSR and 0.57% higher than that of the non-configurable 2-D LFSR.

[1]  Xin Yuan,et al.  Automated synthesis of a multiple-sequence test generator using 2-D LFSR , 1998, Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372).

[2]  Rohit Kapur,et al.  Design of an efficient weighted random pattern generation system , 1994, Proceedings., International Test Conference.

[3]  B. Courtois,et al.  GENERATION OF VECTOR PATTERNS THROUGH RESEEDING OF , 1992 .

[4]  Fillia Makedon,et al.  A method for pseudo-exhaustive test pattern generation , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Janak H. Patel,et al.  HITEC: a test generation package for sequential circuits , 1991, Proceedings of the European Conference on Design Automation..

[6]  Clay S. Gloster,et al.  Hardware-based weighted random pattern generation for boundary scan , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[7]  Chien-In Henry Chen,et al.  Automated synthesis of pseudo-exhaustive test generator in VLSI BIST design , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[8]  Benoit Nadeau-Dostie,et al.  A new procedure for weighted random built-in self-test , 1990, Proceedings. International Test Conference 1990.

[9]  Edward J. McCluskey,et al.  Pseudorandom Testing , 1987, IEEE Transactions on Computers.

[10]  Hans-Joachim Wunderlich,et al.  The pseudoexhaustive test of sequential circuits , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Jacob Savir,et al.  Built In Test for VLSI: Pseudorandom Techniques , 1987 .

[12]  Bernard Courtois,et al.  Built-In Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers , 1995, IEEE Trans. Computers.

[13]  Hans-Joachim Wunderlich,et al.  The pseudoexhaustive test of sequential circuits , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[14]  S. Hellebrand,et al.  An Efficient Bist Scheme Based On Reseeding Of Multiple Polynomial Linear Feedback Shift Registers , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).