论文信息 - Scaling of nanocrystal memory cell by direct tungsten bitline on self-aligned landing plug polysilicon contact

Scaling of nanocrystal memory cell by direct tungsten bitline on self-aligned landing plug polysilicon contact

This letter reports the first full process integration of nanocrystal memory cell with 4.6 F/sup 2/ area ( NOR type), which is achieved by direct tungsten (W) bitline on self-aligned landing plug polysilicon contact. Prior to the nanocrystals (NCs) formation, surface hydroxylation of the tunnel SiO/sub 2/ by exposure to 1:99 hydrogen flouride (HF) is performed to maintain controllability of NCs. Also, the degradation of the tunnel SiO/sub 2/ caused by HF dipping is overcome to some extent through its fluorination. Robust four-threshold voltage (V/sub th/) states for 2-bit operation per cell are observed due to the localized injected charge and V/sub th/ asymmetry from different reading sensitivity to localized charges.

T. Hiramoto | Il-Gweon Kim | K. Yanagidaira

[1] C. Chang,et al. Direct evidence of gate oxide thickness increase in tungsten polycide processes , 1991, IEEE Electron Device Letters.

[2] T. Baron,et al. Influence of the Chemical Properties of the Substrate on Silicon Quantum Dot Nucleation , 2003 .

[3] E. Prinz,et al. Hot Carrier Injection/Fowler Nordheim Erase Silicon Nanocrystal Memory Cell , 2003 .

[4] B. Eitan,et al. Impact of programming charge distribution on threshold voltage and subthreshold slope of NROM memory cells , 2002 .

[5] Krishna C. Saraswat,et al. The effect of fluorine in silicon dioxide gate dielectrics , 1989 .

[6] Sandip Tiwari,et al. A silicon nanocrystals based memory , 1996 .

[7] T. Hamajima,et al. Low contact resistance polysilicon plug for halfmicron CMOS technology , 1989, Proceedings., Sixth International IEEE VLSI Multilevel Interconnection Conference.

[8] T. Ma,et al. Analysis of enhanced hot-carrier effects in scaled flash memory devices , 1998 .

[9] B. Eitan,et al. NROM: A novel localized trapping, 2-bit nonvolatile memory cell , 2000, IEEE Electron Device Letters.