Limitations of the VCO-Based Quantizer
暂无分享,去创建一个
[1] R. Farjad-Rad,et al. A 0.2-2 GHz 12 mW multiplying DLL for low-jitter clock synthesis in highly-integrated data communication chips , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).
[2] Kenneth S. Kundert,et al. VCO jitter simulation and its comparison with measurement , 1999, Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198).
[3] Jaewook Kim,et al. Analysis and Design of Voltage-Controlled Oscillator Based Analog-to-Digital Converter , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.
[4] Rick Poore,et al. Phase Noise and Jitter , 2001 .