XML (Extensible Markup Language) is a general language for representation of arbitrary data structures. It has been widely used in Internet applications and in computer systems because of the extension and user customization features. In order to parse XML documents efficiently, much research has been done to accelerate the processing of XML documents or messages. The hardware-accelerated approach is becoming important due to a higher performance is getting expected. Current hardware platforms for processing XML documents lack the capability of checking the syntactic structures for XML documents because of complication. To improve existing design methods, lower the CPU load, and process XML efficiently, we present a hardware accelerated XML parser with well-form checker by using the abstract classification table. The approach provides a testing and verification platform for XML processing. Abstract classification table is an emerging indexing technique to represent the hierarchical structure of XML documents and can accelerate XML processing. In our platform, the hardware accelerator can parse XML documents at 206 Mbps and provide a Giga bit level throughput.
[1]
Joe Marini,et al.
Document Object Model
,
2002,
Encyclopedia of GIS.
[2]
Ying Zhang,et al.
Simultaneous transducers for data-parallel XML parsing
,
2008,
2008 IEEE International Symposium on Parallel and Distributed Processing.
[3]
Wei Lu,et al.
A Parallel Approach to XML Parsing
,
2006,
2006 7th IEEE/ACM International Conference on Grid Computing.
[4]
Ying Zhang,et al.
Parallel XML Parsing Using Meta-DFAs
,
2007,
Third IEEE International Conference on e-Science and Grid Computing (e-Science 2007).
[5]
Luoming Meng,et al.
Design and implementation of the DTD-based XML parser
,
2003,
International Conference on Communication Technology Proceedings, 2003. ICCT 2003..