Combined Data/Instruction Cache with Bank-Based Multi-Port Architecture
暂无分享,去创建一个
Hans Jurgen Mattausch | Tetsuo Hironaka | Tetsushi Koide | Koh Johguchi | Zhaomin Zhu | Tai Hirakawa
[1] T. Gyohten,et al. Area-Efficient Multi-Port SRAMs for On-Chip Data-Storage with High Random-Access Bandwidth and Large Storage Capacity , 2001 .
[2] Todd M. Austin,et al. The SimpleScalar tool set, version 2.0 , 1997, CARN.
[3] S. Fukae. Optimized bank-based multi-port memories through a Hierarchical multi-bank structure , 2003 .