A peak detect and hold circuit using ramp sampling approach
暂无分享,去创建一个
The paper presents a peak detect and hold circuit for nuclear radiation pulse amplitude measurement. The design is to use two ramps with different slopes to sample the input voltage to avoid overshoot during sampling stage. The holding capacitor connected to input instead of charging source to avoid pedestal voltage error. Simulation result indicates that measuring voltage error is less than 0.1% or 1 mV with the voltage droop less than 20 uV/us for 1V Gaussian pulses with peaking time from 1 to 12 us.
[1] M. D. Allen,et al. A low-power, CMOS peak detect and hold circuit for nuclear pulse spectroscopy , 1994 .
[3] H.P. Chou,et al. A High Precision Peak Detect Sample and Hold Circuit , 2006, 2006 IEEE Nuclear Science Symposium Conference Record.
[4] A. Kandasamy,et al. Analog CMOS peak detect and hold circuits. Part 1. Analysis of the classical configuration , 2002 .