Hot-carrier-reliability design guidelines for CMOS logic circuits

Long-term ring-oscillator hot-carrier degradation data and simulation results are compared to demonstrate that a circuit reliability simulator BERT can predict CMOS digital circuit speed degradation from transistor DC stress data. We present generalized hot-carrier-reliability design rules that translate device-level degradation rate to CMOS circuit lifetime. The design rules, which consist of lifetime and speed degradation factors, can roughly predict CMOS circuit degradation during the initial design, and can help reliability engineers to quickly estimate the overall product hot-carrier reliability. The NMOSFET and PMOSFET lifetime factors were found to obey 4/ft/sub rise/ and 10/ft/sub fall/ respectively. Typically, the NMOSFET and PMOSFET speed degradation factors are 1/4 and 1/2, respectively, with saturation region drain current as the monitor, while for a 100 MHz operating frequency and for an input rise time of 0.35 ns, the NMOSFET and PMOSFET time factors are 120 and 300, respectively. >

[1]  Jeong Yeol Choi,et al.  Simulation of MOSFET lifetime under AC hot-electron stress , 1988 .

[2]  G.J. Hu,et al.  Design tradeoffs between surface and buried-channel FET's , 1985, IEEE Transactions on Electron Devices.

[3]  W. Weber,et al.  Dynamic degradation in MOSFET's. I. The physical effects , 1991 .

[4]  Yukio Okazaki,et al.  New hot-carrier degradation mode and lifetime prediction method in quarter-micrometer PMOSFET , 1992 .

[5]  Neil Weste,et al.  Principles of CMOS VLSI Design , 1985 .

[6]  S. Aur,et al.  Circuit hot electron effect simulation , 1987, 1987 International Electron Devices Meeting.

[7]  Yusuf Leblebici,et al.  Parametric macro-modeling of hot-carrier-induced dynamic degradation in MOS VLSI circuits , 1993 .

[8]  K. Mistry,et al.  A model for AC hot-carrier degradation in n-channel MOSFETs , 1991, IEEE Electron Device Letters.

[9]  C.-C. Shih,et al.  RELY: a reliability simulator for VLSI circuits , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[10]  P. K. Ko,et al.  A New Insight Into Correlation Between DC And AC Hot-carrier Degradation Of MOS Devices , 1993, Symposium 1993 on VLSI Technology.

[11]  Elyse Rosenbaum,et al.  Berkeley reliability tools-BERT , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  K. Seki,et al.  Circuit aging simulator (CAS) , 1988, Technical Digest., International Electron Devices Meeting.

[13]  Chenming Hu,et al.  Prediction of hot-carrier degradation in digital CMOS VLSI by timing simulation , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[14]  N. D. Arora,et al.  Circuit design guidelines for n-channel MOSFET hot carrier robustness , 1993 .

[15]  B. Doyle,et al.  AC versus DC hot-carrier degradation in n-channel MOSFETs , 1993 .

[16]  Eiji Takeda,et al.  AC hot-carrier effects in scaled MOS devices , 1991, 29th Annual Proceedings Reliability Physics 1991.

[17]  Mark Horowitz,et al.  Charge-Sharing Models for Switch-Level Simulation , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[18]  Ping Keung Ko,et al.  Simulation of P- and N-MOSFET hot-carrier degradation in CMOS circuits , 1991, 1991 International Symposium on VLSI Technology, Systems, and Applications - Proceedings of Technical Papers.

[19]  M. Bourcerie,et al.  Comments on "The generation and characterization of electron and hole traps created by hole injection during low gate voltage hot-carrier stressing of n-MOS transistors" [with reply] , 1990 .

[20]  Hot carrier degradation in n-MOSFETs used as pass transistors , 1990 .

[21]  Takayasu Sakurai,et al.  VLSI circuit reliability under AC hot-carrier stress , 1987, 1987 Symposium on VLSI Circuits.

[22]  D. Schmitt-Landsiedel,et al.  Dynamic degradation in MOSFET's. II. Application in the circuit environment , 1991 .

[23]  P.K. Ko,et al.  Relating CMOS inverter lifetime to DC hot-carrier lifetime of NMOSFETs , 1990, IEEE Electron Device Letters.

[24]  Jeong Yeol Choi,et al.  Hot-carrier-induced degradation of metal-oxide-semiconductor field-effect transistors: Oxide charge versus interface traps , 1989 .

[25]  Chenming Hu,et al.  Hot-electron-induced MOSFET degradation—Model, monitor, and improvement , 1985, IEEE Transactions on Electron Devices.

[26]  Tetsuya Iizuka,et al.  Hot-carrier generation in submicrometer VLSI environment , 1986 .

[27]  Y. Ohji,et al.  High field effects in MOSFETS , 1985, 1985 International Electron Devices Meeting.

[28]  D. G. Pierce,et al.  Novel self-stressing test structures for realistic high-frequency reliability characterization , 1993, 31st Annual Proceedings Reliability Physics 1993.

[29]  G. Groeseneken,et al.  Consistent model for the hot-carrier degradation in n-channel and p-channel MOSFETs , 1988 .

[30]  Elyse Rosenbaum,et al.  A new approach for simulation of circuit degradation due to hot-electron damage in NMOSFETs , 1991, International Electron Devices Meeting 1991 [Technical Digest].

[31]  Chenming Hu,et al.  A new bi-directional PMOSFET hot-carrier degradation model for circuit reliability simulation , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[32]  Ping Keung Ko,et al.  P-MOSFET gate current and device degradation , 1989, International Symposium on VLSI Technology, Systems and Applications,.

[33]  Q. Wang,et al.  Explanation and model for the logarithmic time dependence of p-MOSFET degradation , 1991, IEEE Electron Device Letters.

[34]  B. S. Doyle,et al.  Hot-carrier stress damage in the gate 'off' state in n-channel transistors , 1992 .