A Low-Energy High-Density Capacitor-Less I&F Neuron Circuit Using Feedback FET Co-Integrated With CMOS

We have developed a capacitor-less I&F neuron circuit with a dual gate positive feedback fieldeffect transistor (FBFET) and successfully co-integrated FBFET and CMOS in a wafer. By implementing the neuron circuit with FBFET, we can overcome the limits of conventional CMOS, reduce energy consumption, and imitate the biological neuron. The floating body of the FBFET can replace the membrane capacitor that occupies a large area and performs leaky integration of the neuron. Due to the extremely low sub-threshold swing of the FBFET (less than 0.528mv/dc), energy consumption of the neuron is significantly reduced by suppressing sub-threshold current. Finally, we analyzed the fabricated neuron circuit operation, retention time of the integrated charges and energy consumption compare to conventional CMOS neuron circuit.

[1]  Piotr Dudek,et al.  Compact silicon neuron circuit with spiking and bursting behaviour , 2008, Neural Networks.

[2]  Gert Cauwenberghs,et al.  Analog VLSI Biophysical Neurons and Synapses With Programmable Membrane Channel Kinetics , 2010, IEEE Transactions on Biomedical Circuits and Systems.

[3]  Park Byung-Gook,et al.  Integrate-and-Fire (I&F) Neuron Circuit Using Resistive-Switching Random Access Memory (RRAM) , 2017 .

[4]  Sola Woo,et al.  Steep switching characteristics of single-gated feedback field-effect transistors , 2017, Nanotechnology.

[5]  Minsuk Kim,et al.  Steep Subthreshold Swing n- and p-Channel Operation of Bendable Feedback Field-Effect Transistors with p(+)-i-n(+) Nanowires by Dual-Top-Gate Voltage Modulation. , 2015, Nano letters.

[6]  Carver Mead,et al.  Analog VLSI and neural systems , 1989 .

[7]  Tsu-Jae King Liu,et al.  Programming characteristics of the steep turn-on/off feedback FET (FBFET) , 2006, 2009 Symposium on VLSI Technology.

[8]  A. van Schaik.  Building blocks for electronic spiking neural networks. , 2001, Neural networks : the official journal of the International Neural Network Society.

[9]  Byung-Gook Park,et al.  Compact Neuromorphic System With Four-Terminal Si-Based Synaptic Devices for Spiking Neural Networks , 2017, IEEE Transactions on Electron Devices.

[10]  Manuel Le Gallo,et al.  Stochastic phase-change neurons. , 2016, Nature nanotechnology.

[11]  Sangsig Kim,et al.  Static Random Access Memory Characteristics of Single-Gated Feedback Field-Effect Transistors , 2019, IEEE Transactions on Electron Devices.

[12]  N. Mohapatra,et al.  Leaky Integrate and Fire Neuron by Charge-Discharge Dynamics in Floating-Body MOSFET , 2017, Scientific Reports.

[13]  Byung-Gook Park,et al.  Integrate-and-fire neuron circuit and synaptic device with a floating body MOSFET , 2014, 2014 Silicon Nanoelectronics Workshop (SNW).

[14]  Byung-Gook Park,et al.  Design and Electrical Characterization of 2-T Thyristor RAM With Low Power Consumption , 2018, IEEE Electron Device Letters.

[15]  Giacomo Indiveri,et al.  A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity , 2006, IEEE Transactions on Neural Networks.

[16]  Eugene M. Izhikevich,et al.  Simple model of spiking neurons , 2003, IEEE Trans. Neural Networks.

[17]  Byung-Gook Park,et al.  Neuron Circuit Using a Thyristor and Inter-neuron Connection with Synaptic Devices , 2015 .

[18]  Gert Cauwenberghs,et al.  Neuromorphic Silicon Neuron Circuits , 2011, Front. Neurosci.

[19]  Rajit Manohar,et al.  Energy-efficient hybrid CMOS-NEMS LIF neuron circuit in 28 nm CMOS process , 2017, 2017 IEEE Symposium Series on Computational Intelligence (SSCI).

[20]  Cyrille Le Royer,et al.  Progress in Z2-FET 1T-DRAM: Retention time, writing modes, selective array operation, and dual bit storage , 2013 .

[21]  Kyungchul Park,et al.  Integrate-and-fire neuron circuit using positive feedback field effect transistor for low power operation , 2018, Journal of Applied Physics.

[22]  B. Rajendran,et al.  An ultra-compact and low power neuron based on SOI platform , 2015, 2015 International Symposium on VLSI Technology, Systems and Applications.

[23]  Byung-Gook Park,et al.  Integrated neuron circuit for implementing neuromorphic system with synaptic device , 2017 .

[24]  Gert Cauwenberghs,et al.  A subthreshold aVLSI implementation of the Izhikevich simple neuron model , 2010, 2010 Annual International Conference of the IEEE Engineering in Medicine and Biology.

[25]  Byung-Gook Park,et al.  Integrate-and-Fire Neuron Circuit and Synaptic Device using Floating Body MOSFET with Spike Timing- Dependent Plasticity , 2015 .

[26]  K. Roy,et al.  Spin-Based Neuron Model With Domain-Wall Magnets as Synapse , 2012, IEEE Transactions on Nanotechnology.

[27]  J. Lin,et al.  Low-voltage artificial neuron using feedback engineered insulator-to-metal-transition devices , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[28]  Giacomo Indiveri,et al.  A current-mode conductance-based silicon neuron for address-event neuromorphic systems , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[29]  Byung-Gook Park,et al.  Neuromorphic System Based on CMOS Inverters and Si-Based Synaptic Device. , 2016, Journal of nanoscience and nanotechnology.

[30]  C. Shin,et al.  Steep Slope Silicon-On-Insulator Feedback Field-Effect Transistor: Design and Performance Analysis , 2019, IEEE Transactions on Electron Devices.

[31]  Andrea L. Lacaita,et al.  Working Principles of a DRAM Cell Based on Gated-Thyristor Bistability , 2014, IEEE Electron Device Letters.