论文信息 - LSI chip design for testability

LSI chip design for testability

The design of LSI chips for testability using shift register latches as the basic storage units in level sensitive scan application will be discussed. Examples of circuits using this technique will also be offered.

[1] J. Paul Roth,et al. Diagnosis of automata failures: a calculus and a method , 1966 .

[2] Thomas W. Williams,et al. A logic design structure for LSI testability , 1977, DAC '77.

[3] A. K. Susskind. Diagnostics for logic networks , 1973, IEEE spectrum.