Charting the EDA roadmap

Moore's law has been the guiding principle for defining the semiconductor roadmap ever since it was proposed in 1965. This article examines and proposes a law that plays the role of Moore's law in the very large-scale integration (VLSI) computer-aided design (CAD) field. This article also examines the difference in nature of semiconductor productivity and design productivity.

[1]  Andrew Seawright,et al.  Clairvoyant: a synthesis system for production-based specification , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[2]  William J. Dally,et al.  Route packets, not wires: on-chip inteconnection networks , 2001, DAC '01.

[3]  Johnny Öberg,et al.  Grammar-based hardware synthesis from port-size independent specifications , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Axel Jantsch,et al.  Network on Chip : An architecture for billion transistor era , 2000 .

[5]  Thomas W. Williams,et al.  An industrial view of electronic design automation , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Alberto L. Sangiovanni-Vincentelli,et al.  Interface-based design , 1997, DAC.

[7]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[8]  Axel Jantsch,et al.  A network on chip architecture and design methodology , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[9]  Louise Trevillyan,et al.  EDA in IBM: past, present, and future , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Alberto L. Sangiovanni-Vincentelli,et al.  The Tides of EDA , 2003, IEEE Des. Test Comput..

[11]  A. Richard Newton,et al.  EDA and the network , 1997, ICCAD 1997.

[12]  Peter Duzy,et al.  The Synthesis Approach to Digital System Design , 1992 .

[13]  Kees G. W. Goossens,et al.  Cost-performance trade-offs in networks on chip: a simulation-based approach , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.