Two-dimensional modeling of the underlap graded-channel FinFET