Predicting system-level area and delay for pipelined and nonpipelined designs

The ability to predict area-delay characteristics of designs without actually implementing them is important in producing quality designs in a reasonable time. A mathematical model for predicting the area-delay tradeoff curve for pipelined and nonpipelined data paths, given a data flow graph and a choice of module styles, is proposed. The model has been validated against designs generated by pipelined and nonpipelined data-path synthesis programs. >

[1]  Nohbyung Park,et al.  Synthesis of High-Speed Digital Systems. , 1985 .

[2]  Mohamed I. Elmasry,et al.  Automatic synthesis of a multi-bus architecture for DSP , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[3]  Ki Soo Hwang,et al.  Constrained conditional resource sharing in pipeline synthesis , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[4]  Alice C. Parker,et al.  MAHA: A Program for Datapath Synthesis , 1986, DAC 1986.

[5]  Alice C. Parker,et al.  Sehwa: a software package for synthesis of pipelines from behavioral specifications , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Rajiv Jain,et al.  Module selection for pipelined synthesis , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[7]  Alice C. Parker,et al.  Data path tradeoffs using MABAL , 1991, DAC '90.

[8]  Rajiv Jain,et al.  Experience with the ADAM Synthesis System , 1989, 26th ACM/IEEE Design Automation Conference.

[9]  Michael C. McFarland,et al.  Incorporating bottom-up design into hardware synthesis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Pierre G. Paulin,et al.  Force-directed scheduling for the behavioral synthesis of ASICs , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Donald E. Thomas,et al.  The system architect's workbench , 1988, DAC '88.

[12]  E. M. Girczyc,et al.  Automatic generation of microsequenced data paths to realize ada circuit descriptions , 1984 .

[13]  Mohamed I. Elmasry,et al.  VLSI design synthesis with testability , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[14]  Fadi J. Kurdahi,et al.  Techniques for area estimation of VLSI layouts , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  Sun-Yuan Kung,et al.  On supercomputing with systolic/wavefront array processors , 1984 .

[16]  Alice C. Parker,et al.  The high-level synthesis of digital systems , 1990, Proc. IEEE.