Low complexity and power consumption design for pacemaker using shared MAC structure based on FPGA platform
暂无分享,去创建一个
Myoungho Lee | Chungkeun Lee | Hangsik Shin | J. Dongun Kim | Jung Hyuk Kim | Chungkeun Lee | Hangsik Shin | Myoungho Lee
[1] J.L. Rojo-Alvarez,et al. Discriminating between supraventricular and ventricular tachycardias from EGM onset analysis , 2002, IEEE Engineering in Medicine and Biology Magazine.
[2] R.S. MacDonald,et al. Arrhythmia diagnosis using morphology and timing from atrial and ventricular leads , 1988, Proceedings. Computers in Cardiology 1988.
[3] L Ferasin,et al. Use of a multi-stage exercise test to assess the responsiveness of rate-adaptive pacemakers in dogs. , 2005, The Journal of small animal practice.
[4] Andrea Baschirotto,et al. A 1 V 1.2 /spl mu/W 4th order bandpass switched-opamp SC filter for a cardiac pacer sensing stage , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).
[5] Peter W. Macfarlane,et al. An introduction to automated electrocardiogram interpretation , 1974 .