Low complexity and power consumption design for pacemaker using shared MAC structure based on FPGA platform

Most of the critical issues of cardiac pacemakers and ICDs are the device size and power consumption problem. Because devices size for cardiac implant is limited, we always have to consider trade-off relationship between size and longevity. Accordingly, we proposed a MAC-sharing structure based on FPGA platform for small size and low power consumption. The MAC-sharing structure contains a single multiplier using a time division method, hence we reduce a system complexity and power consumption with this method. In this paper, we show the result of atrial fibrillation detection using the proposed structure based on a FPGA platform.

[1]  J.L. Rojo-Alvarez,et al.  Discriminating between supraventricular and ventricular tachycardias from EGM onset analysis , 2002, IEEE Engineering in Medicine and Biology Magazine.

[2]  R.S. MacDonald,et al.  Arrhythmia diagnosis using morphology and timing from atrial and ventricular leads , 1988, Proceedings. Computers in Cardiology 1988.

[3]  L Ferasin,et al.  Use of a multi-stage exercise test to assess the responsiveness of rate-adaptive pacemakers in dogs. , 2005, The Journal of small animal practice.

[4]  Andrea Baschirotto,et al.  A 1 V 1.2 /spl mu/W 4th order bandpass switched-opamp SC filter for a cardiac pacer sensing stage , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[5]  Peter W. Macfarlane,et al.  An introduction to automated electrocardiogram interpretation , 1974 .