A 100 MHz A/D interface for PRML magnetic disk read channels

An analog-to-digital interface IC suitable for PRML read channels with a 100 MHz output rate has been designed and fabricated in a 1.2 /spl mu/m CMOS technology. The prototype IC contains a low-pass filter, symbol-rate equalizer, analog-to-digital converter, and generates all required clocks from a single external reference clock. The filters are implemented using a switched-capacitor parallel filter architecture used to implement a 3:1 decimation filter and a 3-tap programmable equalizer. >

[1]  P. Gray,et al.  A 50 MHz 70 mW 8-tap adaptive equalizer/Viterbi sequence detector in 1.2 /spl mu/m CMOS , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[2]  K. Martin,et al.  A switched-capacitor realization of multiple FIR filters on a single chip , 1988 .

[3]  P. R. Gray,et al.  A 20-MHz sixth-order BiCMOS parasitic-insensitive continuous-time filter and second-order equalizer optimized for disk-drive read channels , 1993 .

[4]  Robert Andrew Kertis,et al.  A 7 Mbyte/s (65 MHz), mixed-signal, magnetic recording channel DSP using partial response signaling with maximum likelihood detection , 1993 .

[5]  J. M. Khoury.  Design of a 15-MHz CMOS continuous-time filter with on-chip tuning , 1991 .

[6]  R. Gregorian,et al.  Switched-capacitor decimation and interpolation circuits , 1980 .

[7]  Paul R. Gray,et al.  A 100 MHz output rate analog-to-digital interface for PRML magnetic-disk read channels in 1.2 /spl mu/m CMOS , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[8]  A.A. Abidi,et al.  A discrete-time analog signal processor for disk read channels , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[9]  Rui P. Martins,et al.  A 2.4 μm CMOS switched-capacitor video decimator with sampling rate reduction from 40.5 MHz to 13.5 MHz , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[10]  D. Browning,et al.  A 72 Mb/s PRML disk-drive channel chip with an analog sampled-data signal processor , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[11]  Roy D. Cideciyan,et al.  A PRML System for Digital Magnetic Recording , 1992, IEEE J. Sel. Areas Commun..

[12]  Paul R. Gray,et al.  An 8-b 85-MS/s parallel pipeline A/D converter in 1- mu m CMOS , 1993 .

[13]  S. H. Lewis,et al.  A pipelined 5-Msample/s 9-bit analog-to-digital converter , 1987 .

[14]  J. da Franca,et al.  Nonrecursive polyphase switched-capacitor decimators and interpolators , 1985 .

[15]  Paul R. Gray,et al.  A 30-MHz hybrid analog/digital clock recovery circuit in 2- mu m CMOS , 1990 .

[16]  L. D. Smith,et al.  A 27MHz Mixed Analog/digital Magnetic Recording Channel DSP Using Partial Response Signalling With Maximum Likelihood Detection , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[17]  F. Dolivo.  Signal processing for high-density digital magnetic recording , 1989, Proceedings. VLSI and Computer Peripherals. COMPEURO 89.

[18]  G.A. De Veirman,et al.  A 27 MHz programmable bipolar 0.05 degrees equiripple linear-phase lowpass filter , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[19]  Y. Tsividis,et al.  A 5 V 7th-order elliptic analog filter for digital video applications , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[20]  Roger W. Wood,et al.  Viterbi Detection of Class IV Partial Response on a Magnetic Recording Channel , 1986, IEEE Trans. Commun..

[21]  Hisashi Kobayashi,et al.  Application of partial-response channel coding to magnetic recording systems , 1970 .