A physical level study and optimization of CAM-based checkpointed register alias table
暂无分享,去创建一个
[1] Gürhan Küçük,et al. A circuit-level implementation of fast, energy-efficient CMOS comparators for high-performance microprocessors , 2002, Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors.
[2] Andreas Moshovos. Checkpointing alternatives for high performance, power-aware processors , 2003, ISLPED '03.
[3] Angela Arapoyanni,et al. On the latency, energy and area of checkpointed, superscalar register alias tables , 2007, Proceedings of the 2007 international symposium on Low power electronics and design (ISLPED '07).
[4] Haitham Akkary,et al. An analysis of a resource efficient checkpoint architecture , 2004, TACO.
[5] James E. Smith,et al. Complexity-Effective Superscalar Processors , 1997, ISCA.
[6] Kenneth C. Yeager. The Mips R10000 superscalar microprocessor , 1996, IEEE Micro.
[7] Josep Llosa,et al. Kilo-instruction Processors , 2003, ISHPC.
[8] Richard E. Kessler,et al. The Alpha 21264 microprocessor , 1999, IEEE Micro.
[10] Andreas Moshovos,et al. BranchTap: improving performance with very few checkpoints through adaptive speculation control , 2006, ICS '06.
[11] E. You,et al. A third-generation SPARC V9 64-b microprocessor , 2000, IEEE Journal of Solid-State Circuits.