Analysis of Current Conveyor based Switched Capacitor Circuits for Application in ∆Σ Modulators

The reduction in supply voltage, loss of dynamic range and increased noise prevent the analog circuits from taking advantage of advanced technologies. Therefore the trend is to move all signal processing tasks to digital domain where advantages of technology scaling can be used. Due to this, there exists a need for data converters with large signal bandwidths, higher speeds and greater dynamic range to act as an interface between real world analog and digital signals. The Delta Sigma (∆Σ) modulator is a data converter that makes use of large sampling rates and noise shaping techniques to achieve high resolution in the band of interest. The modulator consists of analog integrators and comparators which create a modulated digital bit stream whose average represents the input value. Due to their simplicity, they are popular in narrow band receivers, medical and sensor applications. However Operational Amplifiers (Op-Amps) or Operational Transconductance Amplifiers (OTAs), which are commonly used in data converters, present a bottleneck. Due to low supply voltages, designers rely on folded cascode, multistage cascade and bulk driven topologies for their designs. Although the two stage or multistage cascade topologies offer good gain and bandwidth, they suffer from stability problems due to multiple stages and feedback requiring large compensation capacitors. Therefore other low voltage Switched-Capacitor (SC) circuit techniques were developed to overcome these problems, based on inverters, comparators and unity gain buffers. In this thesis we present an alternative approach to design of ∆Σ modulators using Second Generation Current Conveyors (CCIIs). The important feature of these modulators is the replacement of the traditional Op-Amp based SC integrators with CCII based SC integrators. The main design issues such as the effect of the non-idealities in the CCIIs are considered in the operation of SC circuits and solutions are proposed to cancel them. Design tradeoffs and guidelines for various components of the circuit are presented through analysis of existing and the proposed SC circuits. A two step adaptive calibration technique is presented which uses few additional components to measure the integrator input output characteristic and linearize it for providing optimum performance over a wide range of sampling frequencies while maintaining low power and area. The presented CCII integrator and calibration circuit are used in the design of a 4th order (2-2 cascade) ∆Σ modulator which has been fabricated in UMC 90nm/1V technology through Europractice. Experimental values for Signal to Noise+Distortion Ratio (SNDR), Dynamic Range (DR) and Figure Of Merit (FOM) show that the modulator can compete with state of art reconfigurable Discrete-Time (DT) architectures while using lower gain stages and less design complexity.

[1]  Akira Matsuzawa,et al.  A Fifth-Order Continuous-Time Delta-Sigma Modulator With Single-Opamp Resonator , 2010, IEEE Journal of Solid-State Circuits.

[2]  Patrizia Greco,et al.  A 3-mW 74-dB SNR 2-MHz continuous-time delta-sigma ADC with a tracking ADC quantizer in 0.13-μm CMOS , 2005 .

[3]  J. M. de la Rosa,et al.  Cascade ΣΔ modulator for low-voltage wideband applications , 2007 .

[4]  Nagai Toshiaki,et al.  A 1.2V 3.5mW Delta-Sigma Modulator with a Passive Current Summing Network and a Variable Gain Function , 2005 .

[5]  Shen-Iuan Liu,et al.  A Fully Differential Comparator-Based Switched-Capacitor $\Delta\Sigma$ Modulator , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  Michiel Steyaert,et al.  A Single-Bit 500 kHz-10 MHz Multimode Power-Performance Scalable 83-to-67 dB DR CTΔΣ for SDR in 90 nm Digital CMOS , 2010, IEEE Journal of Solid-State Circuits.

[7]  I. Dedic,et al.  A sixth-order triple-loop sigma-delta CMOS ADC with 90 dB SNR and 100 kHz bandwidth , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[8]  Johan H. Huijsing,et al.  A 1.8-mW CMOS sigma delta modulator with integrated mixer for A/D conversion of IF signals , 2000 .

[9]  Michael H. Perrott,et al.  A 12-Bit, 10-MHz Bandwidth, Continuous-Time ΣΔ ADC With a 5-Bit, 950-MS/s VCO-Based Quantizer , 2008, VLSIC 2008.

[10]  Erik Bruun.  Class AB CMOS first-generation current conveyor , 1995 .

[11]  Robert H. Walden,et al.  Analog-to-digital converter survey and analysis , 1999, IEEE J. Sel. Areas Commun..

[12]  Koichi Hamashita,et al.  LMS-Based Noise Leakage Calibration of Cascaded Continuous-Time $\Delta\Sigma$ Modulators , 2010, IEEE Journal of Solid-State Circuits.

[13]  Nuno Horta,et al.  Reconfigurable multi-mode sigma-delta modulator for 4G mobile terminals , 2009, Integr..

[14]  Bedrich J. Hosticka,et al.  Dynamic CMOS amplifiers , 1980 .

[15]  N. D. Gohar,et al.  Digital calibration of delta sigma modulator using variable step size LMS based adaptive line enhancer , 2013, 2013 3rd IEEE International Conference on Computer, Control and Communication (IC4).

[16]  Ngai Wong,et al.  Design of hybrid continuous-time discrete-time delta-sigma modulators , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[18]  Hajime Shibata,et al.  A 100mW 10MHz-BW CT ΔΣ Modulator with 87dB DR and 91dBc IMD , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[19]  Bas M. Putter.  A 5,sup>th-order CT/DT Multi-Mode ΔΣ Modulator , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[20]  Guo-Ming Sung,et al.  A 12-B 10-msamples/s CMOS switched-current delta-sigma modulator , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[21]  C. S. Petrie,et al.  A multibit sigma-delta ADC for multimode receivers , 2003, IEEE J. Solid State Circuits.

[22]  Richard Schreier,et al.  A 375-mW quadrature bandpass ΔΣ ADC with 8.5-MHz BW and 90-dB DR at 44 MHz , 2006 .

[23]  Andreia Cathelin,et al.  A 1.3V 26mW 3.2GS/s undersampled LC bandpass ΣΔ ADC for a SDR ISM-band receiver in 130nm CMOS , 2009, 2009 IEEE Radio Frequency Integrated Circuits Symposium.

[24]  Z. Wang.  Wideband class AB (push-pull) current amplifier in CMOS technology , 1990 .

[25]  Kong-Pang Pun,et al.  A 0.5-V 74-dB SNDR 25-kHz Continuous-Time Delta-Sigma Modulator With a Return-to-Open DAC , 2007, IEEE Journal of Solid-State Circuits.

[26]  K. B. Klaassen,et al.  Digitally Controlled Absolute Voltage Division , 1975, IEEE Transactions on Instrumentation and Measurement.

[27]  B. Bakkaloglu,et al.  Adaptive Blocker Rejection Continuous-Time $\Sigma \Delta $ ADC for Mobile WiMAX Applications , 2009, IEEE Journal of Solid-State Circuits.

[28]  Sebastian Hoyos,et al.  A Sixth-Order 200 MHz IF Bandpass Sigma-Delta Modulator With Over 68 dB SNDR in 10 MHz Bandwidth , 2010, IEEE Journal of Solid-State Circuits.

[29]  Gabor C. Temes,et al.  A 2.5MHz BW and 78dB SNDR delta-sigma modulator using dynamically biased amplifiers , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[30]  Gabor C. Temes,et al.  Sturdy MASH - modulator , 2006 .

[31]  Seung-Chul Lee,et al.  Digital Calibration of Nonlinear Memory Errors in Sigma–Delta Modulators , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[32]  Hassan Elwan,et al.  Low-voltage low-power CMOS current conveyors , 1997 .

[33]  Jos M. de la Rosa,et al.  Nanometer CMOS Sigma-Delta Modulators for Software Defined Radio , 2011 .

[34]  Shanthi Pavan,et al.  Power Reduction in Continuous-Time Delta-Sigma Modulators Using the Assisted Opamp Technique , 2010, IEEE Journal of Solid-State Circuits.

[35]  Klaus Hofmann,et al.  Analysis of current conveyor non-idealities for implementation as integrator in delta sigma modulators , 2014, 17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems.

[36]  A.H.M. van Roermund,et al.  Analysis and design of high-performance asynchronous sigma-delta Modulators with a binary quantizer , 2006, IEEE Journal of Solid-State Circuits.

[37]  Eric Andre,et al.  3.3 A 1.2-V Dual-Mode WCDMA/GPRS Σ∆ Modulator , 2003 .

[38]  Franco Maloberti,et al.  A Low-Power Multi-Bit Modulator in 90-nm Digital CMOS Without , 2005 .

[39]  Robert H. M. van Veldhoven,et al.  A 56 mW Continuous-Time Quadrature Cascaded $\Sigma\Delta$ Modulator With 77 dB DR in a Near Zero-IF 20 MHz Band , 2007, IEEE Journal of Solid-State Circuits.

[40]  A. Fabre,et al.  A precise macromodel for second generation current conveyors , 1997 .

[41]  Gabor C. Temes,et al.  Digitally corrected multi-bit Sigma Delta data converters , 1989, IEEE International Symposium on Circuits and Systems,.

[42]  F. Maloberti,et al.  A mirror image free two-path bandpass /spl Sigma//spl Delta/ modulator with 72 dB SNR and 86 dB SFDR , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[43]  Klaus Hofmann,et al.  Robust design methodology for switched capacitor delta sigma modulators based on current conveyors , 2014, 2014 IEEE 12th International New Circuits and Systems Conference (NEWCAS).

[44]  F. Sandoval-Ibarra,et al.  Design of a 0.18μm Low-Voltage Switched-Current ΣΔ Modulator for Multistandard Communication Systems , 2006, 2006 49th IEEE International Midwest Symposium on Circuits and Systems.

[45]  T. R. Viswanathan,et al.  The CMOS negative impedance converter , 1988 .

[46]  Kenneth C. Smith,et al.  The current conveyor—A new circuit building block , 1968 .

[47]  Gordon W. Roberts,et al.  Switched-current sigma-delta modulation for A/D conversion , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.

[48]  Klaus Hofmann,et al.  A new 60.2 dB 2nd order delta sigma modulator using open loop buffers based on current conveyors , 2011, 2011 Semiconductor Conference Dresden.

[49]  Timmy Sundström.  Design of High-Speed Analog-to-Digital Converters using Low-Accuracy Components , 2011 .

[50]  Richard Gale,et al.  Inverter-based second-order sigma-delta modulator for smart sensors , 2013 .

[51]  R. Baird,et al.  Linearity enhancement of multibit /spl Delta//spl Sigma/ A/D and D/A converters using data weighted averaging , 1995 .

[52]  Toshimasa Matsuoka,et al.  A 0.5 V feedforward delta-sigma modulator with inverter-based integrator , 2009, 2009 Proceedings of ESSCIRC.

[53]  Maurits Ortmanns,et al.  A configurable cascaded continuous-time ΔΣ modulator with up to 15MHz bandwidth , 2010, 2010 Proceedings of ESSCIRC.

[54]  A. Torralba,et al.  A 4.7mW 89.5dB DR CT complex /spl Delta//spl Sigma/ ADC with built-in LPF , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[55]  P. Benabes,et al.  New high-order universal ΣΔ modulator , 1995 .

[56]  Kathleen Philips,et al.  A continuous-time ΣΔ ADC with increased immunity to interferers , 2004 .

[57]  Mohamad Sawan,et al.  On the Design of Undersampling Continuous-Time Bandpass Delta–Sigma Modulators for Gigahertz Frequency A/D Conversion , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[58]  Borivoje Nikolic,et al.  A highly reconfigurable 400–1700MHz receiver using a down-converting sigma-delta A/D with 59-dB SNR and 57-dB SFDR over 4-MHz bandwidth , 2009, 2009 Symposium on VLSI Circuits.

[59]  Anthony Chan Carusone,et al.  A 1-1-1-1 MASH Delta-Sigma Modulator With Dynamic Comparator-Based OTAs , 2012, IEEE Journal of Solid-State Circuits.

[60]  Klaus Hofmann,et al.  Design of digitally assisted 1.5b/stage pipeline ADCs using fully differential current conveyors , 2011, 2011 20th European Conference on Circuit Theory and Design (ECCTD).

[61]  Franco Maloberti,et al.  3.4 A 14mW Multi-bit ∆Σ Modulator with 82dB SNR and 86dB DR for ADSL2+ , 2006 .

[62]  Michael H. Perrott,et al.  A 78 dB SNDR 87 mW 20 MHz Bandwidth Continuous-Time � ADC With VCO-Based Integrator and Quantizer Implemented in 0 . 13 � m CMOS , 2009 .

[63]  A. A. Tutyshkin,et al.  Current conveyor based switched-capacitor integrator with reduced parasitic sensitivity , 2002, ICCSC'02. 1st IEEE International Conference on Circuits and Systems for Communications. Proceedings (IEEE Cat. No.02EX605).

[64]  Hooman Kaabi,et al.  A novel current-conveyor-based switched-capacitor integrator , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[65]  Luke Theogarajan,et al.  A micropower delta-sigma modulator based on a self-biased super inverter for neural recording systems , 2010, IEEE Custom Integrated Circuits Conference 2010.

[66]  Fumiyuki Adachi,et al.  A low-power delta-sigma modulator using dynamic-source-follower integrators , 2010, 2010 17th IEEE International Conference on Electronics, Circuits and Systems.

[67]  Kari Halonen,et al.  CMOS Current Amplifiers: Speed versus Nonlinearity , 2010 .

[68]  W.L. Lee,et al.  A 16 mW, 120 dB linear switched-capacitor delta-sigma modulator with dynamic biasing , 1998, Proceedings of the 24th European Solid-State Circuits Conference.

[69]  T. C. Leslie,et al.  An improved sigma-delta modulator architecture , 1990, IEEE International Symposium on Circuits and Systems.

[70]  M. Glesner,et al.  A class of single-stage and multi-stage lowpass delta-sigma modulators in 1.2-V 0.13-µm CMOS , 2009, 2009 4th International Design and Test Workshop (IDT).

[71]  Nianxiong Tan,et al.  Switched-current delta-sigma A/D converters , 1995, ISCAS.

[72]  Klaus Hofmann,et al.  A novel 8 bit open loop residue amplifier based pipeline ADC using a single fully differential current conveyor and foreground calibration , 2011, 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS).

[73]  Kenneth W. Martin,et al.  Effects of the op amp finite gain and bandwidth on the performance of switched-capacitor filters , 1981 .

[74]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[75]  Todd L. Brooks,et al.  A cascaded sigma-delta pipeline A/D converter with 1.25 MHz signal bandwidth and 89 dB SNR , 1997 .

[76]  K. Philips,et al.  A 3.3mW /spl Sigma//spl Delta/ modulator for UMTS in 0.18/spl mu/m CMOS with 70dB dynamic range in 2MHz bandwidth , 2002 .

[77]  E. Riccio,et al.  A 3mW continuous-time /spl Sigma//spl Delta/-modulator for EDGE/GSM with high adjacent channel tolerance , 2004, Proceedings of the 30th European Solid-State Circuits Conference.

[78]  D. Schmitt-Landsiedel,et al.  A 0.7V MOSFET-only switched-opamp /spl Sigma//spl Delta/ modulator , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[79]  Lars Sundström,et al.  Design and Measurement of a CT � ADC With Switched-Capacitor Switched-Resistor Feedback , 2009 .

[80]  Klaus Hofmann,et al.  Calibrated switched capacitor integrators based on current conveyors and its application to Delta Sigma ADC , 2014, 2014 10th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME).

[81]  Mohammad Ranjbar,et al.  A 3.1 mW Continuous-Time ΔΣ Modulator With 5-Bit Successive Approximation Quantizer for WCDMA , 2010, IEEE Journal of Solid-State Circuits.

[82]  Michel Steyaert,et al.  Optimal parameters for /spl Delta//spl Sigma/ modulator topologies , 1998 .

[83]  F. Kuttner,et al.  10-bit, 3 mW continuous-time sigma-delta ADC for UMTS in a 0.12 /spl mu/m CMOS process , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[84]  Youngcheol Chae,et al.  Low Voltage, Low Power, Inverter-Based Switched-Capacitor Delta-Sigma Modulator , 2009, IEEE Journal of Solid-State Circuits.

[85]  Robert H. M. van Veldhoven,et al.  A 1.2V 121-Mode CT ΔΣ Modulator for Wireless Receivers in 90nm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[86]  B. M. Putter,et al.  /spl Sigma//spl Delta/ ADC with finite impulse response feedback DAC , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[87]  Pushan Tang,et al.  An oversampled A/D converter using cascaded fourth order sigma-delta modulation and current steering logic , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[88]  B. Bakkaloglu,et al.  A 1.5V 1mA 80dB passive /spl Sigma//spl Delta/ ADC in 0.13/spl mu/m digital CMOS process , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[89]  Ralf Wunderlich,et al.  A 2.7 mW, 90.3 dB DR Continuous-Time Quadrature Bandpass Sigma-Delta Modulator for GSM/EDGE Low-IF Receiver in 0.25 $\mu$m CMOS , 2009, IEEE Journal of Solid-State Circuits.

[90]  J.H. Huijsing,et al.  An IF-to-Baseband $\Sigma \Delta$ Modulator for AM/FM/IBOC Radio Receivers With a 118 dB Dynamic Range , 2007, IEEE Journal of Solid-State Circuits.

[91]  Rocío del Río,et al.  A 100kHz–10MHz BW, 78-to-52dB DR, 4.6-to-11mW flexible SC ΣΔ modulator in 1.2-V 90-nm CMOS , 2010, 2010 Proceedings of ESSCIRC.

[92]  Manfred Glesner,et al.  Comparison of Opamp-Based and Comparator-Based Delta-Sigma Modulation , 2008, 2008 Design, Automation and Test in Europe.

[93]  Andreas Wiesbauer,et al.  Modulator for ADSL CO Applications , 2004 .

[94]  Belén Pérez-Verdú,et al.  CMOS Cascade Sigma-Delta Modulators for Sensors and Telecom , 2006 .

[95]  B. Leung,et al.  Multibit Sigma - Delta A/D converter incorporating a novel class of dynamic element matching techniques , 1992 .

[96]  Klaus Hofmann,et al.  A 10 bit, 1.5b/stage pipeline ADC using a fully differential current conveyor with foreground calibration , 2011, ISSCS 2011 - International Symposium on Signals, Circuits and Systems.

[97]  R. Schreier,et al.  A switched-current bandpass delta-sigma modulator , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[98]  M. S. Kappes,et al.  A 2.2-mW CMOS bandpass continuous-time multibit Δ-Σ ADC with 68 dB of dynamic range and 1-MHz bandwidth for wireless applications , 2003, IEEE J. Solid State Circuits.

[99]  K. Smith,et al.  A second-generation current conveyor and its applications , 1970, IEEE Transactions on Circuit Theory.

[100]  Andrea Bevilacqua,et al.  An A/D Converter for Multimode Wireless Receivers, Based on the Cascade of a Double-Sampling$SigmaDelta$Modulator and a Flash Converter , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[101]  Jinseok Koh,et al.  A 66dB DR 1.2V 1.2mW single-amplifier double-sampling 2/sup nd/-order /spl Delta//spl Sigma/ ADC for WCDMA in 90nm CMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[102]  Bruce A. Wooley,et al.  A 2.5-V sigma-delta modulator for broadband communications applications , 2001 .

[103]  Bang-Sup Song,et al.  A 65nm CMOS CT ΔΣ Modulator with 81dB DR and 8MHz BW Auto-Tuned by Pulse Injection , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[104]  Maurits Ortmanns,et al.  Background DAC Error Estimation Using a Pseudo Random Noise Based Correlation Technique for Sigma-Delta Analog-to-Digital Converters , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[105]  David J. Allstot,et al.  An 11-bit 330MHz 8X OSR Σ−∆ Modulator for Next-Generation WLAN , 2006 .

[106]  John B. Hughes,et al.  Second generation switched-current signal processing , 1990, IEEE International Symposium on Circuits and Systems.

[107]  Thomas Burger,et al.  A 0.13/spl mu/m CMOS EDGE/UMTS/WLAN Tri-Mode /spl Delta//spl Sigma/ ADC with -92dB THD , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[108]  Georges G. E. Gielen,et al.  Figure of merit based selection of A/D converters , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[109]  D.K. Su,et al.  A 0.7-V 870-$\mu$ W Digital-Audio CMOS Sigma-Delta Modulator , 2009, IEEE Journal of Solid-State Circuits.

[110]  Un-Ku Moon,et al.  Multi-loop efficient sturdy MASH delta-sigma modulators , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[111]  Richard Gaggl,et al.  A 85-dB dynamic range multibit delta-sigma ADC for ADSL-CO applications in 0.18-μm CMOS , 2003, IEEE J. Solid State Circuits.

[112]  M. A. Copeland,et al.  Dynamic amplifier for m.o.s. technology , 1979 .

[113]  P. Benabes,et al.  New wideband sigma-delta convertor , 1993 .

[114]  Ian Galton,et al.  A mostly digital variable-rate continuous-time ADC ΔΣ modulator , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[115]  G. Temes,et al.  Wideband low-distortion delta-sigma ADC topology , 2001 .

[116]  G.C. Temes,et al.  A 0.9 V 92 dB Double-Sampled Switched-RC Delta-Sigma Audio ADC , 2008, IEEE Journal of Solid-State Circuits.

[117]  Bedrich J. Hosticka.  Novel dynamic c.m.o.s. amplifier for switched-capacitor integrators , 1979 .

[118]  D.A. Johns,et al.  A time-interleaved continuous-time /spl Delta//spl Sigma/ modulator with 20-MHz signal bandwidth , 2006, IEEE Journal of Solid-State Circuits.

[119]  Bruce A. Wooley,et al.  A 77-dB Dynamic Range, 7.5-MHz Hybrid Continuous-Time/Discrete-Time Cascaded ΣΔ Modulator , 2008, VLSIC 2008.

[120]  Yoshihisa Fujimoto,et al.  A 100 MS/s 4 MHz Bandwidth 70 dB SNR $\Delta \Sigma$ ADC in 90 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[121]  L. R. Carley,et al.  A 16-bit 4'th order noise-shaping D/A converter , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[122]  R. Castello,et al.  An 80MHz 4/spl times/ oversampled cascaded /spl Delta//spl Sigma/-pipelined ADC with 75dB DR and 87dB SFDR , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[123]  Enrique Prefasi,et al.  A 1.2-MHz 10-bit Continuous-Time Sigma–Delta ADC Using a Time Encoding Quantizer , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[124]  Edgar Sánchez-Sinencio,et al.  A 20MHz BW 68dB DR CT ΔΣ ADC based on a multi-bit time-domain quantizer and feedback element , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[125]  Enrique Prefasi,et al.  Analog-to-digital conversion using noise shaping and time encoding , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[126]  P. Fontaine,et al.  A low-noise low-voltage CT /spl Delta//spl Sigma/ modulator with digital compensation of excess loop delay , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[127]  Andreas Wiesbauer,et al.  Exploiting time resolution in nanometre CMOS data converters , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[128]  Joseph F. Jensen,et al.  Architecture, design, and test of continuous-time tunable intermediate-frequency bandpass delta-sigma modulators , 2001 .

[129]  Gabor C. Temes,et al.  Multibit oversampled Σ-Δ A/D convertor with digital error correction , 1988 .

[130]  Michiel Steyaert,et al.  Erratum to "A 1-V 140-μW 88-dB Audio Sigma-Delta Modulator in 90-nm CMOS" , 2009, IEEE J. Solid State Circuits.

[131]  Boris Murmann,et al.  A/D converter trends: Power dissipation, scaling and digitally assisted architectures , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[132]  T. Yamamoto,et al.  A 63 mA 112/94 dB DR IF Bandpass $\Delta\Sigma$ Modulator With Direct Feed-Forward Compensation and Double Sampling , 2008, IEEE Journal of Solid-State Circuits.

[133]  B. Wooley,et al.  A 1.8-V digital-audio sigma-delta modulator in 0.8-μm CMOS , 1997, IEEE J. Solid State Circuits.

[134]  Alain Fabre,et al.  On the frequency limitations of the circuits based on second generation current conveyors , 1995 .

[135]  Yong Ping Xu,et al.  Multibit Delta-Sigma Modulator With Noise-Shaping Dynamic Element Matching , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[136]  M.A. Yakout,et al.  Macromodel circuit for BiCMOS second generation current conveyor (CCII) , 2001, Proceedings of the Eighteenth National Radio Science Conference. NRSC'2001 (IEEE Cat. No.01EX462).

[137]  Yves Rolain,et al.  Multirate Cascaded Discrete-Time Low-Pass ΔΣ Modulator for GSM/Bluetooth/UMTS , 2010, IEEE Journal of Solid-State Circuits.

[138]  M. Zargari,et al.  A dual channel /spl Sigma//spl Delta/ ADC with 40MHz aggregate signal bandwidth , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[139]  J. M. Khoury,et al.  A 400-Ms/s frequency translating bandpass sigma-delta modulator , 1999, IEEE J. Solid State Circuits.

[140]  K. Nguyen,et al.  A 106-dB SNR hybrid oversampling analog-to-digital converter for digital audio , 2005, IEEE Journal of Solid-State Circuits.

[141]  W. Sansen,et al.  A High-Frequency and High-Resolution Fourth-Order ΣΔ A/D Converter in BICMOS Technology , 1993, ESSCIRC '93: Nineteenth European Solid-State Circuits Conference.

[142]  K. Philips,et al.  A 4.4mW 76dB complex /spl Sigma//spl Delta/ ADC for Bluetooth receivers , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..