A 7.2mW quadrature GPS receiver in 0.13µm CMOS

New design techniques are needed for ultra-low-power battery-operated CMOS transceivers with ever-shrinking minimum feature sizes and power supply voltages. A fully-integrated low-IF receiver front-end for GPS applications (Fig. 24.8.1) is presented that addresses this challenge. Integrated in 0.13µm CMOS, its key attribute is µ3X lower power than any previous design: The RF front-end, PLL, IF amplifiers and continuous-time (CT) quadrature ΔΣ ADC consume 1mW, 0.2mW, 1mW, and 5mW, respectively. The RF front-end exploits current reuse in a stacked quadrature LNA-mixer-VCO (QLMV) cell [1]. In addition, it employs double-balanced mixers and features a novel gate-modulated VCO topology for quadrature signal generation that provides low phase noise, high quadrature accuracy and low power. A second-order bandpass CT ADC achieves low power using a quadrature feedback architecture with polyphase filters, resistor DACs and continuous-time comparators.

[1]  T. Krishnaswamy,et al.  A 90nm CMOS single-chip GPS receiver with 5dBm out-of-band IIP3 2.0dB NF , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[2]  F. Henkel,et al.  A 1 MHz-bandwidth second-order continuous-time quadrature bandpass sigma-delta modulator for low-IF radio receivers , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[3]  A. Rofougaran,et al.  A 900 MHz CMOS LC-oscillator with quadrature outputs , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[4]  R. Castello,et al.  A 5.4mW GPS CMOS Quadrature Front-End Based on a Single-Stage LNA-Mixer-VCO , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[5]  Mun-Yang Park,et al.  A new 6 GHz fully integrated low power low phase noise CMOS LC quadrature VCO , 2003, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2003.

[6]  S. Das,et al.  A 56-mW 23-mm/sup 2/ single-chip 180-nm CMOS GPS receiver with 27.2-mW 4.1-mm/sup 2/ radio , 2006, IEEE Journal of Solid-State Circuits.

[7]  A. Bonfanti,et al.  Analysis and design of a 1.8-GHz CMOS LC quadrature VCO , 2002, IEEE J. Solid State Circuits.

[8]  Mario Paparo,et al.  A 56-mW 23-mm2 single--chip 180-nm CMOS GPS receiver with 27.2-mW 4.1-mm2 radio , 2006 .

[9]  Kwyro Lee,et al.  A 19-mW 2.6-mm2 L1/L2 dual-band CMOS GPS receiver , 2005, IEEE J. Solid State Circuits.

[10]  Francesco Svelto,et al.  A 20mw 3.24mm2 fully integrated gps radio for cell-phones , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[11]  Kwyro Lee,et al.  A 19-mW 2.6-mm2 L1/L2 dual-band CMOS GPS receiver , 2005 .