Impact of TSV bump and redistribution layer on crosstalk delay and power loss

[1]  Xingji Li,et al.  Numerical Analysis of 3D CSP MEMS Under Thermal Cycle-Impact Coupled Multiphysics Loads , 2023, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[2]  Gang Dong,et al.  Accurate Magnetic Coupling Coefficient Modeling of 3-D Transformer Based on TSV , 2022, IEEE Microwave and Wireless Components Letters.

[3]  M. Majumder,et al.  Performance analysis of Cu/CNT-based TSV: impact on crosstalk and power , 2022, Journal of Computational Electronics.

[4]  Azeez Abdullah Barzinjy,et al.  Nanotechnology and computer science: Trends and advances , 2022, Memories - Materials, Devices, Circuits and Systems.

[5]  Vijay Rao Kumbhare,et al.  Compact AC Modeling of Eddy Current for Cylindrical Through Silicon Via , 2021, IETE Journal of Research.

[6]  M. Mayer,et al.  Electromigration in solder joints: A cross-sectioned model system for real-time observation , 2021 .

[7]  P. Sun,et al.  Low-loss through silicon Vias (TSVs) and transmission lines for 3D optoelectronic integration , 2021 .

[8]  Yizhe Liu Advantages of CMOS Technology in Very Large Scale Integrated Circuits , 2021, International Conference on Artificial Intelligence in Electronics Engineering.

[9]  Jianming Jin,et al.  Electrical–Thermal Cosimulation of Coaxial TSVs With Temperature-Dependent MOS Effect Using Equivalent Circuit Models , 2020, IEEE Transactions on Electromagnetic Compatibility.

[10]  Manoj Kumar Majumder,et al.  Role of Through Silicon Via in 3D Integration: Impact on Delay and Power , 2020, J. Circuits Syst. Comput..

[11]  Jingshen Wu,et al.  The Finite Element Model of the Effect of the Interface Behavior of Corner Bond on the Reliability of the BGA Package under Thermal Cycling , 2020, 2020 21st International Conference on Electronic Packaging Technology (ICEPT).

[12]  Yang Wang,et al.  MTL-based modeling and analysis of the effects of TSV noise coupling on the power delivery network in 3D ICs , 2020 .

[13]  Shuye Zhang,et al.  Recent advances in nano-materials for packaging of electronic devices , 2019, Journal of Materials Science: Materials in Electronics.

[14]  Mohd Zulkifly Abdullah,et al.  Effect of solder bump shapes on underfill flow in flip-chip encapsulation using analytical, numerical and PIV experimental approaches , 2018, Microelectron. Reliab..

[15]  M. Hamilton,et al.  Solution-Deposited Carbon Nanotube Flip Chip Interconnect for High-Frequency Applications , 2015, IEEE Microwave and Wireless Components Letters.

[16]  Zheyao Wang,et al.  Thermal and Electrical Properties of BCB-Liner Through-Silicon Vias , 2014, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[17]  W. C. Leong,et al.  Fluid/Structure Interaction Analysis of the Effects of Solder Bump Shapes and Input/Output Counts on Moulded Packaging , 2012, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[18]  Toshitsugu Ueda,et al.  Experiment and numerical analysis for edge and corner bonded PoP bottom package assemblies under four-point bending , 2011, Microelectron. Reliab..

[19]  Junho Lee,et al.  High-Frequency Scalable Electrical Model and Analysis of a Through Silicon Via (TSV) , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[20]  Leila Ladani,et al.  Numerical analysis of thermo-mechanical reliability of through silicon vias (TSVs) and solder interconnects in 3-dimensional integrated circuits , 2010 .

[21]  Jianbiao Pan,et al.  Drop impact reliability of edge-bonded lead-free chip scale packages , 2009, Microelectron. Reliab..

[22]  S. Chou,et al.  Characteristics of coplanar transmission lines on multilayer substrates: modeling and experiments , 1997 .

[23]  K. Paik,et al.  Challenges and recent prospectives of 3D heterogeneous integration , 2022, e-Prime - Advances in Electrical Engineering, Electronics and Energy.

[24]  B. Kaushik,et al.  Performance Analysis of Bump in Tapered TSV: Impact on Crosstalk and Power Loss , 2022, IEEE Open Journal of Nanotechnology.

[25]  Muhammad Imran,et al.  Virtualization-Based Efficient TSV Repair for 3-D Integrated Circuits , 2020, IEEE Access.

[26]  Wei-Cheng Wu,et al.  Investigation of the Flip-Chip Package With BCB Underfill for W-Band Applications , 2014, IEEE Microwave and Wireless Components Letters.

[27]  Franco Stellari,et al.  New formulas of interconnect capacitances based on results of conformal mapping method , 2000 .