Surface accumulation Layer transistor (SALTran): a new bipolar transistor for enhanced current gain and reduced hot-carrier degradation

We report a new surface accumulation layer transistor (SALTran) on SOI which uses the concept of surface accumulation of electrons near the emitter contact to improve the current gain significantly. Using two-dimensional process and device simulation, the performance of the proposed device has been evaluated in detail by comparing its characteristics with those of the previously published conventional bipolar transistor structure. From our simulation results, it is observed that depending on the choice of emitter doping and emitter length, the proposed SALTran exhibits a current gain enhancement of 10 to 70 times that of the compatible bipolar transistor. We also demonstrate that the presence of the surface accumulation layer does not deteriorate the cut-off frequency as observed in the high-low emitter junction bipolar transistors. Our simulations also indicate that when the emitter is lightly doped, the SALTran is immune to hot carrier injection problems due to the reduced electric field in the emitter. The effect of surface states at the emitter contact and temperature on current gain have been examined.

[1]  Jan V. Grahn,et al.  Bipolar Technology , 2000, The VLSI Handbook.

[2]  CMOS-compatible lateral bipolar transistor for BiCMOS technology. I. Modeling , 1992 .

[3]  Toshiyuki Kikuchi,et al.  Very-high-speed silicon bipolar transistors with in-situ doped polysilicon emitter and rapid vapor-phase doping base , 1995 .

[4]  Theodore I. Kamins,et al.  Device Electronics for Integrated Circuits , 1977 .

[5]  J.W. Slotboom,et al.  On the Optimisation of SiGe-Base Bipolar Transistors , 1995, ESSDERC '95: Proceedings of the 25th European Solid State Device Research Conference.

[6]  J.M.C. Stork,et al.  High-low polysilicon-emitter SiGe-base bipolar transistors , 1993, IEEE Electron Device Letters.

[7]  D. Roulston,et al.  The role of the interfacial layer in polysilicon emitter bipolar transistors , 1982, IEEE Transactions on Electron Devices.

[8]  Chih-Tang Sah,et al.  Degradation of bipolar transistor current gain by hot holes during reverse emitter-base bias stress , 1996 .

[9]  Jörgen Olsson,et al.  A self-aligned lateral bipolar transistor realized on SIMOX-material , 1993 .

[10]  A novel PHL-emitter bipolar transistor—Fabrication and characterization , 1993 .

[11]  K. Ziegler.  Distinction between donor and acceptor character of surface states in the Si‐SiO2 interface , 1978 .

[12]  Noboru Akiyama,et al.  CMOS-compatible lateral bipolar transistor for BiCMOS technology. II. Experimental results , 1992 .

[13]  Robert Plana,et al.  Hot carrier effects in Si-SiGe HBTs , 2001 .

[14]  J. Slotboom,et al.  Non-local impact ionization in silicon devices , 1991, International Electron Devices Meeting 1991 [Technical Digest].

[15]  M. J. Kumar,et al.  Lateral thin-film Schottky (LTFS) rectifier on SOI: a device with higher than plane parallel breakdown voltage , 2002 .