Initial and long-term frequency degradation of ring oscillators caused by plasma-induced damage in 65 nm bulk and fully depleted silicon-on-insulator processes
暂无分享,去创建一个
[1] K. Noguchi,et al. Modeling oxide thickness dependence of charging damage by plasma processing , 1993, IEEE Electron Device Letters.
[2] Takashi Hori,et al. Gate Dielectrics and MOS ULSIs , 1997 .
[3] Donggun Park,et al. Plasma charging damage on ultrathin gate oxides , 1998 .
[4] A. Chou,et al. Plasma charging damage in SOI technology , 2001, 2001 6th International Symposium on Plasma- and Process-Induced Damage (IEEE Cat. No.01TH8538).
[5] T. Hiramoto,et al. Current Drive Improvement Using Enhanced Body Effect Factor Due to Finite Inversion Layer Thickness in Variable-Threshold-Voltage Complementary MOS (VTCMOS) , 2003 .
[6] S. Maegawa,et al. Silicon on thin BOX: a new paradigm of the CMOSFET for low-power high-performance application featuring wide-range back-bias control , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[7] Analysis of 2-MeV Electron-Irradiation Induced Degradation in FD-SOI MOSFETs Fabricated on ELTRAN and UNIBOND Wafers , 2006, IEEE Transactions on Nuclear Science.
[8] C. Cabral,et al. A Comparative Study of NBTI and PBTI (Charge Trapping) in SiO2/HfO2 Stacks with FUSI, TiN, Re Gates , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..
[9] J.C. Lee,et al. Comparison of Plasma-Induced Damage in SIO2/TIN and HFO2/TIN Gate Stacks , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.
[10] V. Huard,et al. NBTI degradation: From transistor to SRAM arrays , 2008, 2008 IEEE International Reliability Physics Symposium.
[11] Chang Yong Kang,et al. Plasma induced damage of aggressively scaled gate dielectric (EOT ≪ 1.0nm) in metal gate/high-k dielectric CMOSFETs , 2008, 2008 IEEE International Reliability Physics Symposium.
[12] M. Yamaoka,et al. Impact of threshold voltage fluctuation due to random telegraph noise on scaled-down SRAM , 2008, 2008 IEEE International Reliability Physics Symposium.
[13] M. Nelhiebel,et al. A two-stage model for negative bias temperature instability , 2009, 2009 IEEE International Reliability Physics Symposium.
[14] T. Grasser,et al. The time dependent defect spectroscopy (TDDS) for the characterization of the bias temperature instability , 2010, 2010 IEEE International Reliability Physics Symposium.
[15] Yu Cao,et al. The Impact of NBTI Effect on Combinational Circuit: Modeling, Simulation, and Analysis , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[16] N. Sugii,et al. Local $V_{\rm th}$ Variability and Scalability in Silicon-on-Thin-BOX (SOTB) CMOS With Small Random-Dopant Fluctuation , 2010, IEEE Transactions on Electron Devices.
[17] T. Grasser,et al. The statistical analysis of individual defects constituting NBTI and its implications for modeling DC- and AC-stress , 2010, 2010 IEEE International Reliability Physics Symposium.
[18] K. Eriguchi,et al. Model for Effects of RF Bias Frequency and Waveform on Si Damaged-Layer Formation during Plasma Etching , 2010 .
[19] N. Horiguchi,et al. Response of a single trap to AC negative Bias Temperature stress , 2011, 2011 International Reliability Physics Symposium.
[20] G. Groeseneken,et al. Atomistic approach to variability of bias-temperature instability in circuit simulations , 2011, 2011 International Reliability Physics Symposium.
[21] N. Sugii,et al. Effects of Device Structure and Back Biasing on HCI and NBTI in Silicon-on-Thin-BOX (SOTB) CMOSFET , 2011, IEEE Transactions on Electron Devices.
[22] Barry P. Linder,et al. Separating NBTI and PBTI effects on the degradation of Ring Oscillator frequency , 2011, 2011 IEEE International Integrated Reliability Workshop Final Report.
[23] K. Kobayashi,et al. Circuit characteristic analysis considering NBTI and PBTI-induced delay degradation , 2012, 2012 IEEE International Meeting for Future of Electron Devices, Kansai.
[24] F. L. Chow,et al. Failure analysis on plasma charging induced damage due to effect of circuit layout & device structure marginality , 2012, 2012 19th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits.
[25] Tibor Grasser,et al. Stochastic charge trapping in oxides: From random telegraph noise to bias temperature instabilities , 2012, Microelectron. Reliab..
[26] D. Schmitt-Landsiedel,et al. Modeling of NBTI-recovery effects in analog CMOS circuits , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).
[27] Won Ho Choi,et al. An array-based circuit for characterizing latent Plasma-Induced Damage , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).
[28] Francky Catthoor,et al. Comparison of Reaction-Diffusion and Atomistic Trap-Based BTI Models for Logic Gates , 2014, IEEE Transactions on Device and Materials Reliability.
[29] G. Ribes,et al. New circuit model for investigating plasma damage in FDSOI devices , 2014, 2014 IEEE International Reliability Physics Symposium.