A novel nickel SALICIDE process technology for CMOS devices with sub-40 nm physical gate length

A novel nickel self-aligned silicide (SALICIDE) process technology has been developed for CMOS devices with physical gate length of sub-40 nm. The excess silicidation problem due to edge effect is effectively solved by using a low-temperature, in-situ formed Ni-rich silicide. With this new process, excess poly gate silicidation is prevented. Island diode leakage current and breakdown voltage are also improved.

[1]  Qi Xiang,et al.  15 nm gate length planar CMOS transistor , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[2]  K. Fujihara,et al.  CMOS device scaling beyond 100 nm , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[3]  G. Dewey,et al.  30 nm physical gate length CMOS transistors with 1.0 ps n-MOS and 1.7 ps p-MOS gate delays , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[4]  Hiroshi Iwai,et al.  NiSi salicide technology for scaled CMOS , 2002 .

[5]  H. Bender,et al.  Materials aspects, electrical performance, and scalability of Ni silicide towards sub-0.13 μm technologies , 2001 .