An Area-Efficient Design of Variable-Length Fast Fourier Transform Processor

Fast Fourier transform (FFT) plays an important role in the orthogonal frequency division multiplexing (OFDM) communication systems. In this paper, we propose an area-efficient design of variable-length FFT processor which can perform various FFT lengths of 512/1,024/2,048/4,096/8,192 points used in OFDM-based communication systems, such as digital audio broadcasting (DAB), digital video broadcasting-terrestrial (DVB-T) and digital video broadcasting-handheld (DVB-H). To reduce computational complexity and chip area, we develop a new variable-length FFT architecture by devising a mixed-radix algorithm that consist of radix-2, radix-22 and radix-2/4/8 algorithms and optimizing the realization by substructure sharing. Based on this architecture, an area-efficient design of variable-length FFT processor is presented. By synthesized using the UMC 0.18 μm process, the area of the processor is 2.9 mm2 and the 8,192-point FFT can be performed correctly up to 50 MHz with power consumption 823 mW under a 1.8 V supply voltage.

[1]  C. Joanblanq,et al.  A fast single-chip implementation of 8192 complex point FFT , 1995 .

[2]  Keshab K. Parhi,et al.  VLSI digital signal processing systems , 1999 .

[3]  Sau-Gee Chen,et al.  Design of an efficient variable-length FFT processor , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[4]  Pei-Yun Tsai,et al.  Low-power variable-length fast Fourier transform processor , 2005 .

[5]  Hannu Tenhunen,et al.  Implementation of a low power 128-point FFT , 1998, 1998 5th International Conference on Solid-State and Integrated Circuit Technology. Proceedings (Cat. No.98EX105).

[6]  Nam Ik Cho,et al.  Design of 2K/4K/8K-point FFT processor based on CORDIC algorithm in OFDM receiver , 2001, 2001 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (IEEE Cat. No.01CH37233).

[7]  Mats Torkelson,et al.  A new approach to pipeline FFT processor , 1996, Proceedings of International Conference on Parallel Processing.

[8]  W. B. Mikhael,et al.  Fast Fourier Transform for high speed OFDM wireless multimedia system , 2001, Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems. MWSCAS 2001 (Cat. No.01CH37257).

[9]  Chua-Chin Wang,et al.  A 2K/8K mode small-area FFT processor for OFDM demodulation of DVB-T receivers , 2005, 2005 Digest of Technical Papers. International Conference on Consumer Electronics, 2005. ICCE..

[10]  Hannu Tenhunen,et al.  A new VLSI-oriented FFT algorithm and implementation , 1998, Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372).

[11]  P. Duhamel,et al.  `Split radix' FFT algorithm , 1984 .

[12]  Shousheng He,et al.  Designing pipeline FFT processor for OFDM (de)modulation , 1998, 1998 URSI International Symposium on Signals, Systems, and Electronics. Conference Proceedings (Cat. No.98EX167).

[13]  Weidong Li,et al.  A pipeline FFT processor , 1999, 1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461).

[14]  J. Tukey,et al.  An algorithm for the machine calculation of complex Fourier series , 1965 .

[15]  Earl E. Swartzlander,et al.  A pipelined architecture for the multidimensional DFT , 2001, IEEE Trans. Signal Process..

[16]  Earl E. Swartzlander,et al.  An architecture for a radix-4 modular pipeline fast Fourier transform , 2003, Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors. ASAP 2003.

[17]  A.M. El-Khashab,et al.  The modular pipeline fast Fourier transform algorithm and architecture , 2003, The Thrity-Seventh Asilomar Conference on Signals, Systems & Computers, 2003.

[18]  Bevan M. Baas,et al.  A low-power, high-performance, 1024-point FFT processor , 1999, IEEE J. Solid State Circuits.

[19]  Alan V. Oppenheim,et al.  Discrete-Time Signal Pro-cessing , 1989 .