Comparison of 32-bit Ripple Carry Adder and carry Look-ahead Adder in VHDL

The paper describes the comparison between the 32-bit ripple carry adder (RCA) and 32- bit carry look-ahead adder (CLA). Adders are used in many data-processing systems to perform fast arithmetic operations. The ripple carry adder (RCA) gives the most compact design but takes longer computation time. The time critical applications use carry look-ahead adder (CLA) to derive fast result but least to increase in area. In this work we compared both adders on the basis of delay, power and area. This design has been synthesized by Spartan 3 family with XC3S400 device.

[1]  Basant K. Mohanty,et al.  Area–Delay–Power Efficient Carry-Select Adder , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  Padmanabhan Balasubramanian,et al.  FPGA-Based Synthesis of High-Speed Hybrid Carry Select Adders , 2015 .

[3]  José Luís Almada Güntzel,et al.  A1CSA: An energy-efficient fast adder architecture for cell-based VLSI design , 2011, 2011 18th IEEE International Conference on Electronics, Circuits, and Systems.

[4]  Saurabh Chaturvedi,et al.  CMOS implementation of efficient 16-Bit square root carry-select adder , 2015, 2015 2nd International Conference on Signal Processing and Integrated Networks (SPIN).

[5]  K. Preethi,et al.  FPGA implementation of synchronous section-carry based carry look-ahead adders , 2014, 2014 2nd International Conference on Devices, Circuits and Systems (ICDCS).

[6]  K. P. Singh,et al.  Design of high speed hybrid carry select adder , 2013, 2013 3rd IEEE International Advance Computing Conference (IACC).