Cache Pirating: Measuring the Curse of the Shared Cache
暂无分享,去创建一个
David Eklov | Nikos Nikoleris | David Black-Schaffer | Erik Hagersten | Erik Hagersten | D. Black-Schaffer | David Eklov | Nikos Nikoleris
[1] Roland E. Wunderlich,et al. SMARTS: accelerating microarchitecture simulation via rigorous statistical sampling , 2003, 30th Annual International Symposium on Computer Architecture, 2003. Proceedings..
[2] Greg Hamerly,et al. SimPoint 3.0: Faster and More Flexible Program Analysis , 2005 .
[3] Fredrik Larsson,et al. Simics: A Full System Simulation Platform , 2002, Computer.
[4] Yale N. Patt,et al. Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches , 2006, 2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06).
[5] Harish Patil,et al. Pin: building customized program analysis tools with dynamic instrumentation , 2005, PLDI '05.
[6] Fang Liu,et al. Understanding how off-chip memory bandwidth partitioning in Chip Multiprocessors affects system performance , 2010, HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture.
[7] Todd M. Austin,et al. SimpleScalar: An Infrastructure for Computer System Modeling , 2002, Computer.
[8] Won-Taek Lim,et al. Effective Management of DRAM Bandwidth in Multicore Processors , 2007, 16th International Conference on Parallel Architecture and Compilation Techniques (PACT 2007).
[9] Francisco J. Cazorla,et al. Characterizing the resource-sharing levels in the UltraSPARC T2 processor , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[10] Erik Hagersten,et al. Fast data-locality profiling of native execution , 2005, SIGMETRICS '05.
[11] Xi Chen,et al. Cache contention and application performance prediction for multi-core systems , 2010, 2010 IEEE International Symposium on Performance Analysis of Systems & Software (ISPASS).
[12] Xi Chen,et al. Performance and power modeling in a multi-programmed multi-core environment , 2010, Design Automation Conference.
[13] James E. Smith,et al. A first-order superscalar processor model , 2004, Proceedings. 31st Annual International Symposium on Computer Architecture, 2004..
[14] Abraham Silberschatz,et al. Operating System Concepts , 1983 .
[15] David Eklov,et al. StatStack: Efficient modeling of LRU caches , 2010, 2010 IEEE International Symposium on Performance Analysis of Systems & Software (ISPASS).
[16] Sally A. McKee,et al. Hitting the memory wall: implications of the obvious , 1995, CARN.
[17] Brian Rogers,et al. Scaling the bandwidth wall: challenges in and avenues for CMP scaling , 2009, ISCA '09.
[18] Michael Stumm,et al. RapidMRC: approximating L2 miss rate curves on commodity systems for online optimizations , 2009, ASPLOS.
[19] Thomas F. Wenisch,et al. SimFlex: Statistical Sampling of Computer System Simulation , 2006, IEEE Micro.
[20] Xipeng Shen,et al. Does cache sharing on modern CMP matter to the performance of contemporary multithreaded programs? , 2010, PPoPP '10.
[21] James E. Smith,et al. Advanced Micro Devices , 2005 .
[22] David Eklov,et al. Fast modeling of shared caches in multicore systems , 2011, HiPEAC.
[23] Brad Calder,et al. SimPoint 3.0: Faster and More Flexible Program Phase Analysis , 2005, J. Instr. Level Parallelism.
[24] Alexandra Fedorova,et al. Base Vectors : A Potential Technique for Micro-architectural Classification of Applications , 2007 .