A new leakage reduction method for ultra low power VLSI design for portable devices
暂无分享,去创建一个
[1] Jun Cheol Park. Sleepy Stack: a New Approach to Low Power VLSI and Memory , 2005 .
[2] S. Narendra,et al. Full-chip subthreshold leakage power prediction and reduction techniques for sub-0.18-/spl mu/m CMOS , 2004, IEEE Journal of Solid-State Circuits.
[3] A. Chandrakasan,et al. MTCMOS sequential circuits , 2001, Proceedings of the 27th European Solid-State Circuits Conference.
[4] Kaushik Roy,et al. Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories , 2000, ISLPED '00.
[5] Mark C. Johnson,et al. Models and algorithms for bounds on leakage in CMOS circuits , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[6] Jun-Cheol Park,et al. Sleepy Stack Reduction of Leakage Power , 2004, PATMOS.
[7] Vincent John Mooney,et al. Sleepy Keeper: a New Approach to Low-leakage Power VLSI Design , 2006, 2006 IFIP International Conference on Very Large Scale Integration.
[8] M. S. Islam,et al. Dual stack method: A novel approach to low leakage and speed power product VLSI design , 2010, International Conference on Electrical & Computer Engineering (ICECE 2010).
[9] Shin'ichiro Mutoh,et al. 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS , 1995, IEEE J. Solid State Circuits.