Challenges in Nanoscale Devices and Breakthrough
暂无分享,去创建一个
[1] H. Nayfeh,et al. Advanced gate stacks with fully silicided (FUSI) gates and high-/spl kappa/ dielectrics: enhanced performance at reduced gate leakage , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[2] Byung-Gook Park,et al. 100-nm n-/p-channel I-MOS using a novel self-aligned structure , 2005 .
[3] H.-S.P. Wong,et al. Self-aligned (top and bottom) double-gate MOSFET with a 25 nm thick silicon channel , 1997, International Electron Devices Meeting. IEDM Technical Digest.
[4] D. Schmitt-Landsiedel,et al. The tunneling field effect transistor (TFET) as an add-on for ultra-low-voltage analog and digital processes , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[5] D. Hisamoto,et al. Impact of the vertical SOI 'DELTA' structure on planar device technology , 1991 .
[6] Chenming Hu. Device challenges and opportunities , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..
[7] Byung-Gook Park,et al. 30 nm self-aligned FinFET with large source/drain fan-out structure , 2003 .
[8] Toru Tatsumi,et al. Dual workfunction Ni-Silicide/HfSiON gate stacks by phase-controlled full-silicidation (PC-FUSI) technique for 45nm-node LSTP and LOP devices , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[9] Byung-Gook Park,et al. Si single-electron transistors with sidewall depletion gates and their application to dynamic single-electron transistor logic , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).
[10] Jeffrey Bokor,et al. Gate length scaling and threshold voltage control of double-gate MOSFETs , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).
[11] J. P. Sage,et al. A new RTD-FET logic family , 1999, Proc. IEEE.
[12] S.G. Park,et al. The effects of TaN thickness and strained substrate on the performance and PBTI characteristics of poly-Si/TaN/HfSiON MOSFETs , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[13] D. Mocuta,et al. High performance CMOS devices on SOI for 90 nm technology enhanced by RSD (raised source/drain) and thermal cycle/spacer engineering , 2003, IEEE International Electron Devices Meeting 2003.
[14] Chenming Hu,et al. Ultra-thin body PMOSFETs with selectively deposited Ge source/drain , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).