Design of efficient BIST test pattern generators for delay testing

Conventional built-in self-test (BIST) test pattern generators (TPGs) are designed to maximize stuck-at fault coverage in combinational circuits. Such TPGs often provide inadequate coverage of two-pattern tests which are required for the detection of delay faults. In this paper, theoretical results and procedures are presented to design efficient TPGs that ensure high two-pattern coverage for comprehensive delay testing of a circuit under test (CUT). First, new concepts particular to delay testing are identified and exploited to design efficient TPGs based on interleaved cyclic codes. A new concept of test cones is then introduced to further reduce the test length. Finally, the proposed procedures are used to design TPGs for delay testing of ISCAS'89 benchmark circuits and the results demonstrate their effectiveness.

[1]  Gordon L. Smith,et al.  Model for Delay Faults Based upon Paths , 1985, ITC.

[2]  Edward J. McCluskey.  Verification Testing - A Pseudoexhaustive Test Technique , 1984, IEEE Trans. Computers.

[3]  John J. Shedletsky,et al.  An Experimental Delay Test Generator for LSI Logic , 1980, IEEE Transactions on Computers.

[4]  Corot W. Starke,et al.  Built-In Test for CMOS Circuits , 1984, ITC.

[5]  Slawomir Pilarski,et al.  BIST and delay fault detection , 1993, Proceedings of IEEE International Test Conference - (ITC).

[6]  Donald T. Tang,et al.  Exhaustive Test Pattern Generation with Constant Weight Vectors , 1983, IEEE Transactions on Computers.

[7]  Kwang-Ting Cheng,et al.  Delay testing for non-robust untestable circuits , 1993, Proceedings of IEEE International Test Conference - (ITC).

[8]  Edward J. McCluskey,et al.  Condensed Linear Feedback Shift Register (LFSR) Testing—A Pseudoexhaustive Test Technique , 1986, IEEE Transactions on Computers.

[9]  Charles R. Kime,et al.  Pseudo-Exhaustive Adjacency Testing: A BIST Approach for Stuck-Open Faults , 1985, International Test Conference.

[10]  S. Sahni,et al.  On path selection in combinational logic circuits , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[11]  W. W. Peterson,et al.  Error-Correcting Codes. , 1962 .

[12]  Andrzej Krasniewski,et al.  Circular Self-Test Path: A Low-Cost BIST Technique , 1987, 24th ACM/IEEE Design Automation Conference.

[13]  Michael H. Schulz,et al.  DYNAMITE: an efficient automatic test pattern generation system for path delay faults , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[15]  Sudhakar M. Reddy,et al.  On Delay Fault Testing in Logic Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  Sandeep K. Gupta,et al.  A methodology to design efficient BIST test pattern generators , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[17]  Donald T. Tang,et al.  Logic Test Pattern Generation Using Linear Codes , 1984, IEEE Transactions on Computers.

[18]  Sandeep K. Gupta,et al.  BIST test pattern generators for stuck-open and delay testing , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[19]  Dhiraj K. Pradhan,et al.  Store Address Generator with On-Line Fault-Detection Capability , 1977, IEEE Transactions on Computers.

[20]  D. Michael Miller,et al.  BIST generators for sequential faults , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[21]  Edward J. McCluskey,et al.  TWO-PATTERN TEST CAPABILITIES OF AUTONOMOUS TPG CIRCUITS , 1991, 1991, Proceedings. International Test Conference.

[22]  S. B. Akers,et al.  On the use of linear sums in exhaustive testing , 1987 .

[23]  Shu Lin,et al.  Error control coding : fundamentals and applications , 1983 .

[24]  Jacob Savir,et al.  AT-SPEED TEST IS NOT NECESSARILY AN AC TEST , 1991, 1991, Proceedings. International Test Conference.

[25]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[26]  Abraham Lempel,et al.  Design of universal test sequences for VLSI , 1985, IEEE Trans. Inf. Theory.

[27]  S. Gupta,et al.  Gene rat0 rs BIST Test Pattern for Two-Pattern Testing- Theory and Design Algorithms , 1996 .

[28]  Edward J. McCluskey,et al.  Circuits for pseudoexhaustive test pattern generation , 1986, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[29]  Edward J. McCluskey,et al.  Circuits for Pseudo-Exhaustive Test Pattern Generation. , 1986 .