Integration of large-scale FPGA and DRAM in a package using chip-on-chip technology

A field-programmable multi-chip module containing one ORCA 3T/125 FPGA and 4 MByte DRAM was built using chip-on-chip technology. Module architecture and physical design issues are presented. A PCI board consisting of four chip-on-chip modules is also built as the test vehicle. The design environment for this multi-chip module, including visual or C++ design entry and bit-serial datapath synthesis system, is also discussed. Some ongoing approaches, like double-flip technology and area I/O are also addressed.

[1]  Steve Kubica,et al.  Cantata: visual programming environment for the Khoros system , 1995, COMG.

[2]  Robert C. Frye,et al.  A Chip-on-Chip DSP/SRAM Multichip Module , 1995 .

[3]  R. Terrill.  A novel 2-sided multi-chip-module used to create a 50,000 gate programmable logic device , 1995, Proceedings of 1995 IEEE Multi-Chip Module Conference (MCMC-95).

[4]  Vijayshri Maheshwari,et al.  Design of FPGAs with Area I/O for Field Programmable MCM , 1995, Third International ACM Symposium on Field-Programmable Gate Arrays.

[5]  Y.L. Low,et al.  Design methodology for chip-on-chip applications , 1997, Electrical Performance of Electronic Packaging.

[6]  Konstantinos Konstantinides,et al.  The Khoros software development environment for image and signal processing , 1994, IEEE Trans. Image Process..