Study of Parallelism between memory accesses for multi-bank architectures