Adaptive neural matching online spike sorting VLSI chip design for wireless BCI implants

Controlling the surrounding world by just the power of our thoughts has always seemed to be just a fictional dream. With recent advancements in technology and research, this dream has become a reality for some through the use of a Brain Computer/Machine Interface (BCI/BMI). One of the most important goals of BCI is to enable handicap people to control artificial limbs. Some research proposed wireless implants that do not require chronic wound in the skull. However, the communications consume a high bandwidth and power that exceeds the allowed limits, 8-10mW. This study proposes and implements a modified version of real-time spike sorting for wireless BCI [4] that simplifies and uses less computation via an adaptive neural-structure; which makes it simpler, faster and power and area efficient. The system was implemented, and simulated using Modalism and Cadence, with ideal case and worst case accuracy of 100% and 91.7%, respectively. Also, the chip layout of 0.704mm2, with power consumption of 4.7mW and was synthesized on 45nm technology using Synopsys.

[1]  K.G. Oweiss,et al.  VLSI-friendly algorithm for real-time spike sorting in Brain Machine Interface applications , 2008, 2008 IEEE Biomedical Circuits and Systems Conference.

[2]  Jan M. Rabaey,et al.  A Fully-Integrated, Miniaturized (0.125 mm²) 10.5 µW Wireless Neural Sensor , 2013, IEEE Journal of Solid-State Circuits.

[3]  Awais M. Kamboh,et al.  A Scalable Wavelet Transform VLSI Architecture for Real-Time Signal Processing in High-Density Intra-Cortical Implants , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Karim Abdelhalim,et al.  64-Channel UWB Wireless Neural Vector Analyzer SOC With a Closed-Loop Phase Synchrony-Triggered Neurostimulator , 2013, IEEE Journal of Solid-State Circuits.

[5]  Andrew S. Cassidy,et al.  A million spiking-neuron integrated circuit with a scalable communication network and interface , 2014, Science.

[6]  K.G. Oweiss,et al.  A systems approach for data compression and latency reduction in cortically controlled brain machine interfaces , 2006, IEEE Transactions on Biomedical Engineering.

[7]  Sangita M. Rajput,et al.  Classification of EEG using PCA, ICA and Neural Network , 2012 .

[8]  Awais M. Kamboh,et al.  Area-Power Efficient VLSI Implementation of Multichannel DWT for Data Compression in Implantable Neuroprosthetics , 2007, IEEE Transactions on Biomedical Circuits and Systems.

[9]  Chaitali Chakrabarti,et al.  Real-time closed-loop tracking of an unknown number of neural sources using probability hypothesis density particle filtering , 2011, 2011 IEEE Workshop on Signal Processing Systems (SiPS).

[10]  Henry Chen,et al.  A 75µW, 16-channel neural spike-sorting processor with unsupervised clustering , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[11]  Hubert Cecotti,et al.  Convolutional Neural Networks for P300 Detection with Application to Brain-Computer Interfaces , 2011, IEEE Transactions on Pattern Analysis and Machine Intelligence.