Testing and Reconfiguration of VLSI Linear Arrays

Abstract Achieving fault tolerance through incorporation of redundancy and reconfiguration is quite common. In this paper we study the fault tolerance of linear arrays of N processors with k bypass links whose maximum length is g . We consider both arrays with bidirectional links and unidirectional links. We first consider the problem of testing whether a set of n faulty processors is catastrophic, i.e., precludes reconfiguration. We provide new testing algorithms which improve and generalize known testing algorithms. For bidirectional arrays we provide an O ( kn ) time testing algorithm and for unidirectional arrays we provide an O ( n ) time algorithm for the case k = 1, and an O ( kn log k ) time algorithm, for the case k 1. When the fault pattern is not catastrophic we study the problem of finding an optimal reconfiguration of the array. We consider optimality with respect to two parameters: the size of the reconfigured array and the number of redundant links to activate. Considering optimality with respect to the size of the reconfigured array, we prove that the problem is NP-hard in the strong sense if the bypass links are bidirectional, while it can be solved in O ( kng ) time if the bypass links are unidirectional. Considering optimality with respect to the number of bypass links to activate, we prove that the problem can be solved in O ( kn ) time if the bypass links are bidirectional, and in O ( kng ) time if the bypass links are unidirectional.

[1]  Mariagiovanna Sami,et al.  Reconfigurable architectures for VLSI processing arrays , 1983, Proceedings of the IEEE.

[2]  H. T. Kung.  Why systolic architectures? , 1982, Computer.

[3]  Alfredo De Santis,et al.  Catastrophic Faults in Reconfigurable Systolic Linear Arrays , 1997, Discret. Appl. Math..

[4]  Amiyaranjan Nayak.  On reconfigurability of some regular architectures , 1991 .

[5]  Milos D. Ercegovac,et al.  Fault Tolerance in Binary Tree Architectures , 1984, IEEE Transactions on Computers.

[6]  Dhiraj K. Pradhan,et al.  Fault-tolerant computing: theory and techniques; vol. 1 , 1986 .

[7]  Dhiraj K. Pradhan,et al.  Fault-tolerant computing : theory and techniques , 1986 .

[8]  Ellis Horowitz,et al.  Fundamentals of Computer Algorithms , 1978 .

[9]  Arnold L. Rosenberg,et al.  The Diogenes Approach to Testable Fault-Tolerant Arrays of Processors , 1983, IEEE Transactions on Computers.

[10]  Nicola Santoro,et al.  Bounds on performance of VLSI processor arrays , 1991, [1991] Proceedings. The Fifth International Parallel Processing Symposium.

[11]  Abbas El Gamal,et al.  Configuration of VLSI Arrays in the Presence of Defects , 1984, JACM.

[12]  Prithviraj Banerjee,et al.  Reconfiguration strategies in VLSI processor arrays , 1988, Proceedings 1988 IEEE International Conference on Computer Design: VLSI.

[13]  José A. B. Fortes,et al.  A taxonomy of reconfiguration techniques for fault-tolerant processor arrays , 1990, Computer.

[14]  Geppino Pucci,et al.  Counting the Number of Fault Patterns in Redundant VLSI Arrays , 1994, Inf. Process. Lett..

[15]  Seyed Hossein Hosseini.  On Fault-Tolerant Structure, Distributed Fault-Diagnosis, Reconfiguration, and Recovery of the Array Processors , 1989, IEEE Trans. Computers.

[16]  Nicola Santoro,et al.  Efficient construction of catastrophic patterns for VLSI reconfigurable arrays , 1992, Integr..

[17]  Anna R. Karlin,et al.  Asymptotically tight bounds for computing with faulty arrays of processors , 1990, Proceedings [1990] 31st Annual Symposium on Foundations of Computer Science.

[18]  Jehoshua Bruck,et al.  Efficient Algorithms for Reconfiguration in VLSI/WSI Arrays , 1990, IEEE Trans. Computers.

[19]  Mariagiovanna Sami,et al.  Fault Tolerance Techniques for Array Structures Used in Supercomputing , 1986, Computer.

[20]  Jehoshua Bruck,et al.  Tolerating faults in a mesh with a row of spare nodes , 1992, [1992] Proceedings of the Fourth IEEE Symposium on Parallel and Distributed Processing.

[21]  Nicola Santoro,et al.  Fault-intolerance of reconfigurable systolic arrays , 1990, [1990] Digest of Papers. Fault-Tolerant Computing: 20th International Symposium.

[22]  Ming T. Liu.  Distributed Loop Computer Networks , 1978, Adv. Comput..