A Self-Reconfigurable Adaptive FIR Filter System on Partial Reconfiguration Platform

This paper presents a self-reconfigurable adaptive FIR filter system design using dynamic partial reconfiguration, which has flexibility, power efficiency, advantages of configuration time allowing dynamically inserting or removing adaptive FIR filter modules. This self-reconfigurable adaptive FIR filter is responsible for providing the best solution for realization and autonomous adaptation of FIR filters, and processes the optimal digital signal processing algorithms, which are the low-pass, band-pass and high-pass filter algorithms with various frequencies, for noise removal operations. The proposed stand-alone self-reconfigurable system using Xilinx Virtex4 FPGA and Compact-Flash memory shows the improvement of configuration time and flexibility by using the dynamic partial reconfiguration techniques.

[1]  Tae Seon Kim,et al.  Ubiquitous evolvable hardware system for heart disease diagnosis applications , 2008 .

[2]  Chang-Seok Choi,et al.  Implementation of a FIR Filter on a Partial Reconfigurable Platform , 2006, KES.

[3]  Xiaofeng Wu,et al.  On-Board Partial Run-Time Reconfiguration for Pico-Satellite Constellations , 2006, First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06).

[4]  Fernando Gehm Moraes,et al.  Remote and partial reconfiguration of FPGAs: tools and trends , 2003, Proceedings International Parallel and Distributed Processing Symposium.

[5]  Peter Sutton,et al.  JPG - a partial bitstream generation tool to support partial reconfiguration in virtex FPGAs , 2002, Proceedings 16th International Parallel and Distributed Processing Symposium.

[6]  Chong Ho Lee,et al.  Dynamic Partial Reconfigurable FIR Filter Design , 2006, ARC.

[7]  Hideharu Amano,et al.  A Dynamically Adaptive Hardware on Dynamically Reconfigurable Processor , 2003 .

[8]  Nathan Ickes,et al.  Energy-centric enabling tecumologies for wireless sensor networks , 2002, IEEE Wireless Communications.

[9]  Oliver Faust,et al.  A single-chip supervised partial self-reconfigurable architecture for software defined radio , 2003, Proceedings International Parallel and Distributed Processing Symposium.