Impact of Code Compression on the Power Consumption in Embedded Systems

Future embedded systems (ES) will offer higher computation capacity than existing embedded systems. New applications of these ES require more and more memory resources and more and more energetic autonomy. For this reason, limited memory capacity and limited power consumption are two of the most important constraints in these systems. Since many ES are battery powered, reduced power consumption can be directly translated into extended battery life. Several studies have been consecrated to the reduction of power consumption, and some very elaborate techniques have been proposed to attain this goal. Compression technique is one of them. In this paper, we describe how to evaluate the effect of code compression on power consumption. For this purpose, a benchmark dedicated to embedded applications (Mibench) has been used to compare several microarchitecture configurations

[1]  Luca Benini,et al.  Selective instruction compression for memory energy reduction in embedded systems , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[2]  Nihar R. Mahapatra,et al.  The performance advantage of applying compression to the memory system , 2002, MSP/ISMM.

[3]  Trevor Mudge,et al.  Efficient execution of compressed programs , 2000 .

[4]  Margaret Martonosi,et al.  Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).

[5]  Nihar R. Mahapatra,et al.  The performance advantage of applying compression to the memory system , 2002, MSP '02.

[6]  Andrew Wolfe,et al.  Executing compressed programs on an embedded RISC architecture , 1992, MICRO 1992.

[7]  Wayne H. Wolf,et al.  SAMC: a code compression algorithm for embedded processors , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Diana Marculescu.  Profile-driven code execution for low power dissipation , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).

[9]  Norman P. Jouppi,et al.  WRL Research Report 93/5: An Enhanced Access and Cycle Time Model for On-chip Caches , 1994 .

[10]  Trevor Mudge,et al.  MiBench: A free, commercially representative embedded benchmark suite , 2001 .

[11]  Andrew Wolfe,et al.  Executing compressed programs on an embedded RISC architecture , 1992, MICRO.