Energy-Efficient Error Control for Tightly Coupled Systems Using Silicon Photonic Interconnects

Future computer systems will require new levels of computing power and hence new levels of core and chip densities. Because of constraints on power and area, optical interconnection networks will play a critical role in these new systems. In this paper, we describe the macrochip, a multi-chip node with an embedded silicon photonic interconnection network that consists of thousands of optical links. For such a large-scale wavelength division multiplexing optical network, we show how to use an energy-efficient error control scheme employing variable-length cyclic redundancy check codes to achieve a desirable residual bit error rate (BER) of 10-23 for reliable system operation with the individual link BER at 10-12 or higher. We use a discrete-event network simulation of the macrochip using uniform random traffic to show that our scheme incurs minimal impact on performance compared to a perfect system with no error control. Using link level energy efficiency and network throughput analysis, we estimate and report network level energy efficiency using the metric of energy per useful bit.

[1]  Martin Herrmann,et al.  Optimization of cyclic redundancy-check codes with 24 and 32 parity bits , 1993, IEEE Trans. Commun..

[2]  William J. Dally,et al.  Principles and Practices of Interconnection Networks , 2004 .

[3]  Samuel Williams,et al.  The Landscape of Parallel Computing Research: A View from Berkeley , 2006 .

[4]  J. Cunningham,et al.  Optical Proximity Communication With Passively Aligned Silicon Photonic Chips , 2009, IEEE Journal of Quantum Electronics.

[5]  D.D. Antono,et al.  1.27Gb/s/pin 3mW/pin wireless superconnect (WSC) interface scheme , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[6]  Luca Benini,et al.  Low power error resilient encoding for on-chip data buses , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[7]  Ashok V. Krishnamoorthy,et al.  Circuits for silicon photonics on a “macrochip” , 2009, 2009 IEEE Asian Solid-State Circuits Conference.

[8]  Ashok V. Krishnamoorthy,et al.  Silicon-photonic network architectures for scalable, power-efficient multi-chip systems , 2010, ISCA '10.

[9]  J. Lexau,et al.  Potentials of Group IV Photonics Interconnects for "Red-shift" Computing Applications , 2007, 2007 4th IEEE International Conference on Group IV Photonics.

[10]  Vijay K. Bhargava Communications, Information and Network Security , 2010 .

[11]  Leilei Song,et al.  A 10 Gb/s and 40 Gb/s forward-error-correction device for optical communications , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[12]  S. Borkar,et al.  An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[13]  William Allen Simpson,et al.  PPP in HDLC-like Framing , 1994, RFC.

[14]  R. Ho,et al.  Proximity communication , 2004, IEEE Journal of Solid-State Circuits.

[15]  Hanqing Li,et al.  Demonstration of an electronic photonic integrated circuit in a commercial scaled bulk CMOS process , 2008, 2008 Conference on Lasers and Electro-Optics and 2008 Conference on Quantum Electronics and Laser Science.

[16]  Ashok V. Krishnamoorthy,et al.  Integrating Novel Packaging Technologies for Large Scale Computer Systems , 2009 .

[17]  Alister G. Burr Turbo-codes: the ultimate error control codes? , 2001 .

[18]  Ashok V. Krishnamoorthy,et al.  Computer Systems Based on Silicon Photonic Interconnects A proposed supercomputer-on-a-chip with optical interconnections between processing elements will require development of new lower-energy optical components and new circuit architectures that match electrical datapaths to complementary optical , 2009 .

[19]  Bogdan M. Wilamowski,et al.  The Transmission Control Protocol , 2005, The Industrial Information Technology Handbook.

[20]  David Wentzlaff,et al.  Processor: A 64-Core SoC with Mesh Interconnect , 2010 .

[21]  Philip Koopman,et al.  Cyclic redundancy code (CRC) polynomial selection for embedded networks , 2004, International Conference on Dependable Systems and Networks, 2004.

[22]  Jürg Ganz,et al.  Optimum cycle redundancy-check codes with 16-bit redundancy , 1990, IEEE Trans. Commun..

[23]  Steven Roman,et al.  Coding and information theory , 1992 .