Memory efficient ATPG for path delay faults
暂无分享,去创建一个
[1] Michael Pabst,et al. RESIST: a recursive test pattern generation algorithm for path delay faults , 1994, EURO-DAC '94.
[2] Manfred Henftling,et al. Efficient path identification for delay testing /spl minus/ time and space optimization , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.
[3] Michael H. Schulz,et al. Parallel Pattern Fault Simulation of Path Delay Faults , 1989, 26th ACM/IEEE Design Automation Conference.
[4] Chung-Len Lee,et al. TRANS: a fast and memory-efficient path delay fault simulator , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.
[5] Kwang-Ting Cheng,et al. Classification and identification of nonrobust untestable path delay faults , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[6] Kwang-Ting Cheng,et al. Identification and test generation for primitive faults , 1996, Proceedings International Test Conference 1996. Test and Design Validity.
[7] Irith Pomeranz,et al. SPADES: a simulator for path delay faults in sequential circuits , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.
[8] Premachandran R. Menon,et al. Synthesis of Delay-Verifiable Combinational Circuits , 1995, IEEE Trans. Computers.
[9] Hideo Fujiwara,et al. On the Acceleration of Test Generation Algorithms , 1983, IEEE Transactions on Computers.
[10] Kwang-Ting Cheng,et al. Generation of High Quality Tests for Robustly Untestable Path Delay Faults , 1996, IEEE Trans. Computers.
[11] Li Zhong. SABATPG-A Structural Analysis Based Automatic Test Generation System , 1994 .
[12] Michael H. Schulz,et al. SOCRATES: a highly efficient automatic test pattern generation system , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[13] Michael H. Schulz,et al. DYNAMITE: an efficient automatic test pattern generation system for path delay faults , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[14] Kurt Keutzer,et al. Validatable nonrobust delay-fault testable circuits via logic synthesis , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..