A description is given of an O(NL+L log L) time algorithm, where N is the total number of transistor chains and L is the channel length, to determine the orientation of each transistor chain such that the channel density is minimized. It is shown that the problem of flipping chains and subchains to minimize channel density can also be solved optimally. Finally, it is observed that the algorithm can be used to optimally solve a generalized channel routing problem. The algorithm has been implemented in the custom cell synthesis system of the MCC Physical Satellite. For the cells selected from industry, the algorithm reduced channel density by 18%. They also tested the algorithm on several channel routing problems and reductions of up to 30% in channel density were obtained.<<ETX>>
[1]
A. Stauffer,et al.
Optimal CMOS cell transistor placement: a relaxation approach
,
1988,
[1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.
[2]
Uehara,et al.
Optimal Layout of CMOS Functional Arrays
,
1981
.
[3]
Ron Y. Pinter,et al.
Optimal Chaining of CMOS Transistors in a Functional Cell
,
1987,
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[4]
Takeshi Yoshimura,et al.
Efficient Algorithms for Channel Routing
,
1982,
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.