Co-simulation framework for AUTOSAR multi-core processors with message-based Network-on-Chips

Simulation environments play a very important role in the development of embedded systems helping system architects in exploring design decisions. However, the simulation of AUTOSAR multi-core processors with Network-on-Chips (NoCs) for inter-core communication is still a significant research problem. Message-based NoCs provide significant advantages for real-time embedded systems as in the case of the automobile industry. Such a simulation would provide early insights into the real-time behavior of the AUTOSAR application on the message-based multi-core chip. This paper presents as a novel contribution a co-simulation framework supporting the integration of the AUTOSAR architecture with NoC-based platforms. We describe a simulation model for application cores playing the role of virtual AUTOSAR ECUs on the MPSoC platform. The framework introduces an interface for the co-simulation of simulation models for the AUTOSAR-based software (virtual ECUs), the natural environment and the NoC behavior. This co-simulation interface combines a Functional Mock-up Unit (FMU) and a local coordinator for the synchronization and the data exchange between the simulators hosting the simulation models. The implementation is performed using the VEOS simulator for the AUTOSAR-based software and physical environment models, and the GEM5 simulator for the on-chip communication level. An anti-lock braking use case serves for the evaluation of the co-simulation framework.1

[1]  Christoforos E. Kozyrakis,et al.  Comparing memory systems for chip multiprocessors , 2007, ISCA '07.

[2]  Niraj K. Jha,et al.  GARNET: A detailed on-chip network model inside a full-system simulator , 2009, 2009 IEEE International Symposium on Performance Analysis of Systems and Software.

[3]  Roman Obermaisser,et al.  Simulation Environment Based on SystemC and VEOS for Multi-core Processors with Virtual AUTOSAR ECUs , 2015, 2015 IEEE International Conference on Computer and Information Technology; Ubiquitous Computing and Communications; Dependable, Autonomic and Secure Computing; Pervasive Intelligence and Computing.

[4]  Roman Obermaisser,et al.  Multi-core architecture for AUTOSAR based on virtual Electronic Control Units , 2015, 2015 IEEE 20th Conference on Emerging Technologies & Factory Automation (ETFA).

[5]  Roman Obermaisser,et al.  Time-Triggered Extension Layer for On-Chip Network Interfaces in Mixed-Criticality Systems , 2015, 2015 Euromicro Conference on Digital System Design.

[6]  Zhenman Fang,et al.  Transformer: A functional-driven cycle-accurate multicore simulator , 2012, DAC Design Automation Conference 2012.

[7]  Ming-Chao Chiang,et al.  A QEMU and SystemC-Based Cycle-Accurate ISS for Performance Estimation on SoC Development , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Luca Benini,et al.  Energy-Efficient Multiprocessor Systems-on-Chip for Embedded Computing: Exploring Programming Models and Their Architectural Support , 2007, IEEE Transactions on Computers.

[9]  Andreas Junghanns,et al.  The Functional Mockup Interface for Tool independent Exchange of Simulation Models , 2011 .

[10]  Holm Rauchfuss,et al.  A Cosimulation Framework for a Distributed System of Systems , 2008, 2008 IEEE 68th Vehicular Technology Conference.

[11]  Somayeh Sardashti,et al.  The gem5 simulator , 2011, CARN.

[12]  Roman Obermaisser,et al.  A Cross-Domain Multiprocessor System-on-a-Chip for Embedded Real-Time Systems , 2010, IEEE Transactions on Industrial Informatics.

[13]  Gabor Karsai,et al.  Co-simulation framework for design of time-triggered cyber physical systems , 2013, 2013 ACM/IEEE International Conference on Cyber-Physical Systems (ICCPS).

[14]  Roman Obermaisser,et al.  Co-simulation framework for networked multi-core chips with interleaving discrete event simulation tools , 2015, 2015 IEEE 20th Conference on Emerging Technologies & Factory Automation (ETFA).