Failure mechanism of 20 μm pitch microjoint within a chip stacking architecture
暂无分享,去创建一个
Ren-Shin Cheng | Tai-Hong Chen | John H. Lau | Ming-Jer Kao | Chau-Jie Zhan | Wei-Chung Lo | Shin-Yi Huang | Jing-Yao Chang | Chia-Wen Fan | M. Kao | Tao-Chih Chang | W. Lo | J. Lau | C. Zhan | Chia-Wen Fan | Ren-Shin Cheng | Jing-Yao Chang | Tao-Chih Chang | Tai-Hong Chen | Shin-Yi Huang
[1] M. Bamberger,et al. Formation and growth of Ni3Sn4 intermediate phase in the Ni - Sn system , 2000 .
[2] Jihwan. Hwang,et al. Fine pitch chip interconnection technology for 3D integration , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).
[3] Y. Lai,et al. Underfill study for large dice flip chip packages , 2009, 2009 International Conference on Electronic Packaging Technology & High Density Packaging.
[4] Y. C. Chan,et al. Growth mechanism of Ni3Sn4 in a Sn/Ni liquid/solid interfacial reaction , 2009 .
[5] H. Kikuchi,et al. New Three-Dimensional Integration Technology Based on Reconfigured Wafer-on-Wafer Bonding Technique , 2007, 2007 IEEE International Electron Devices Meeting.
[6] C. Chen,et al. Kinetic study of eutectic Sn-3.5Ag and Electroplated Ni metallization in flip-chip solder joints , 2008, 2008 International Conference on Electronic Materials and Packaging.
[7] Xiaoli He,et al. Fast diffusers in a thermal gradient (solder ball) , 2010, Microelectron. Reliab..
[8] D. F. Baldwin,et al. A reliability and failure mode analysis of no flow underfill materials for low cost flip chip assembly , 2000, 2000 Proceedings. 50th Electronic Components and Technology Conference (Cat. No.00CH37070).
[9] Paul S. Ho,et al. Adhesion and toughening mechanisms at underfill interfaces for flip-chip-on-organic-substrate packaging , 2000 .
[10] B. Dang,et al. Characterization of stacked die using die-to-wafer integration for high yield and throughput , 2008, 2008 58th Electronic Components and Technology Conference.
[11] Katsuyuki Sakuma,et al. Three-dimensional silicon integration , 2008, IBM J. Res. Dev..
[12] Katsuyuki Sakuma,et al. 3D chip-stacking technology with through-silicon vias and low-volume lead-free interconnections , 2008, IBM J. Res. Dev..
[13] Ching-ping Wong,et al. Flip Chip Underfill: Materials, Process, and Reliability , 2009 .
[14] E. Beyne. 3D interconnection and packaging: impending reality or still a dream? , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).
[15] A. Spivak. Gravity Segregation in Two-Phase Displacement Processes , 1974 .
[16] J. Gruzleski,et al. Gravity segregation of complex intermetallic compounds in liquid aluminum-silicon alloys , 1995 .
[17] H. Reichl,et al. Through silicon via technology — processes and reliability for wafer-level 3D system integration , 2008, 2008 58th Electronic Components and Technology Conference.