Analysis of challenges for on-chip optical interconnects

Optical interconnects are touted as the solution to the performance bottleneck of future interconnects in scaled technology nodes. Though significant strides have been made in realizing silicon photonic devices that can give high performance in controlled lab environments, there still exist technical challenges preventing dense integration and reliability in widely varying conditions. This paper examines such problems while suggesting possible solution space and proposing some alternatives. We also calculate the actual power advantage that optical links will have compared to an electrical link while considering the thermal stabilization and other technological issues. We show that the ~4X power advantage that ideal on-chip global optical interconnects have been projected to have is reduced to null when the power required for thermal regulation of critical optical components alone are added into the calculations. We also discuss latency, spatial bandwidth, polarization and a host of other technological issues and reassess the benefits of dense on-chip optical interconnects for dense global routing.

[1]  Qianfan Xu,et al.  Micrometre-scale silicon electro-optic modulator , 2005, Nature.

[2]  A. Apsel,et al.  Low-cost, high-efficiency, and high-speed SiGe phototransistors in commercial BiCMOS , 2006, IEEE Photonics Technology Letters.

[3]  Gyungock Kim,et al.  Temperature Dependence of Silicon Nanophotonic Ring Resonator With a Polymeric Overlayer , 2007, Journal of Lightwave Technology.

[4]  Ken Mai,et al.  The future of wires , 2001, Proc. IEEE.

[5]  Lei Jiang,et al.  Die Stacking (3D) Microarchitecture , 2006, 2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06).

[6]  Sunao Torii,et al.  On-Chip Optical Interconnect , 2009, Proceedings of the IEEE.

[7]  John Bowers,et al.  Hybrid silicon evanescent laser fabricated with a silicon waveguide and III-V offset quantum wells. , 2005, Optics express.

[8]  Alyssa B. Apsel,et al.  Electrical isolation and fanout in intra-chip optical interconnects , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[9]  M. Morse,et al.  High speed silicon Mach-Zehnder modulator. , 2005, Optics express.

[10]  K. Bergman,et al.  A wide-band nonblocking 2/spl times/2 switching node for a SPINet network , 2005, IEEE Photonics Technology Letters.

[11]  M. Paniccia,et al.  A high-speed silicon optical modulator based on a metal–oxide–semiconductor capacitor , 2004, Nature.

[12]  Ahmed Louri,et al.  An optical interconnection network and a modified snooping protocol for the design of large-scale symmetric multiprocessors (SMPs) , 2004, IEEE Transactions on Parallel and Distributed Systems.

[13]  Sally A. McKee,et al.  Hitting the memory wall: implications of the obvious , 1995, CARN.

[14]  Hui Chen,et al.  Electrical and optical on-chip interconnects in scaled microprocessors , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[15]  F. Xia,et al.  Ultracompact optical buffers on a silicon chip , 2007 .

[16]  M. Paniccia,et al.  Net optical gain in a low loss silicon-on-insulator waveguide by stimulated Raman scattering. , 2004, Optics express.

[17]  Qianfan Xu,et al.  12.5 Gbit/s carrier-injection-based silicon micro-ring silicon modulators. , 2007, Optics express.

[18]  Luca P. Carloni,et al.  Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors , 2008, IEEE Transactions on Computers.

[19]  G. Mashanovich,et al.  Silicon Photonics: Are Smaller Devices Always Better? , 2006 .

[20]  R. Soref,et al.  Electrooptical effects in silicon , 1987 .

[21]  Rajeev J Ram,et al.  Low Power Thermal Tuning of Second-order Microring Resonators , 2007, 2007 Conference on Lasers and Electro-Optics (CLEO).

[22]  Sharee J. McNab,et al.  Ultra-compact optical buffers on a silicon chip , 2007 .

[23]  Alyssa B. Apsel,et al.  On-Chip Optical Technology in Future Bus-Based Multicore Designs , 2007, IEEE Micro.

[24]  Ian O'Connor,et al.  Optical solutions for system-level interconnect , 2004, SLIP '04.