A Power-Performance model for 3-D stencil computation on an FPGA accelerator