论文信息 - Parallelizing SHA-256, SHA-1 and MD5 and AES on the Cell Broadband Engine

Parallelizing SHA-256, SHA-1 and MD5 and AES on the Cell Broadband Engine

Abstract : The Cell BE Architecture connects a Power processor with several "synergistic processing units" via a high-speed bus, allowing parallel processing on a chip. Architectural features enabling high speed performance include SIMD, many wide registers, DMA provisions, and dual-issue instructions. We have developed extraordinarily high performance implementatioins of SHA-256, SHA-1 and MD5 for this architecture. We have also developed parallelized implementations of AES Encryption.

Simson L. Garfinkel | George W. Dinolt | Bruce Allen | David Canright

[1] ChenT.,et al. Cell Broadband Engine Architecture and its first implementation—A view , 2007 .

[2] Jason Yang,et al. Symmetric Key Cryptography on Modern Graphics Hardware , 2007, ASIACRYPT.

[3] Michael Scott,et al. Accelerating SSL using the Vector processors in IBM's Cell Broadband Engine for Sony's Playstation 3 , 2007, IACR Cryptol. ePrint Arch..

[4] Vijay Kumar,et al. Efficient galois field arithmetic on SIMD architectures , 2003, SPAA '03.

[5] John Waldron,et al. AES Encryption Implementation and Analysis on Commodity Graphics Processing Units , 2007, CHES.

[6] Ronald L. Rivest,et al. The MD5 Message-Digest Algorithm , 1992, RFC.